This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-allyesconfig in repository toolchain/ci/llvm-project.
from 328a6ec95532 Force visibility of llvm::Any to external adds 77b63ce55e4d [MemoryDependence] Fix invariant group store adds f2ce10d14b7c [PowerPC] Handle inline assembly clobber of link regsiter adds e673593742e7 [clang-format] PR50326 AlignAfterOpenBracket AlwaysBreak [...] adds 6279fd114acb [SPE] Disable strict-fp for SPE by default adds f1b1151b61b1 [libc++] [test] Fix a few tests for 32-bit x86 adds 6a86669a6d99 [WebAssembly] Ignore filters in Emscripten EH landingpads adds 0826268d59c6 [PowerPC] Fix x86 vector intrinsics wrapper compilation under C++ adds cde86632a772 Various minor fixes for python 3 adds cf3e126e6449 [libcxx] Make the GDB pretty printer test less strict adds bf25180e6727 Tolerate missing debug info in the shared_ptr pretty printer. adds 1539c543dbe5 Don't fail the shared_ptr test if libc++ has insufficient [...] adds fec90b2cebc3 Reland "[MC][ELF] Work around R_MIPS_LO16 relocation handl [...] adds 28730bc82ac0 [AArch64] Prevent spilling between ldxr/stxr pairs adds 84e8b1cf07b9 [clangd] Only allow remote index to be enabled from user config. adds 42326932eca6 [x86] add tests for store merging miscompile (PR50623); NFC adds b54ccef144d2 [SDAG] fix miscompile from merging stores of different sizes new 319a27b4211f [BPF] Add support for floats and doubles new 7f6ceec93541 BPF: add extern func to data sections if specified new 5b149c437194 BPF: generate proper BTF for globals with WeakODRLinkage
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/clangd/ConfigCompile.cpp | 13 +- clang-tools-extra/clangd/ConfigFragment.h | 3 + clang-tools-extra/clangd/ConfigProvider.cpp | 27 +- clang-tools-extra/clangd/ConfigProvider.h | 6 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 4 +- .../clangd/unittests/ConfigCompileTests.cpp | 14 + clang/lib/Basic/Targets/PPC.cpp | 1 + clang/lib/Format/TokenAnnotator.cpp | 12 +- clang/lib/Headers/ppc_wrappers/xmmintrin.h | 9 +- clang/test/CodeGen/builtins-ppc-fpconstrained.c | 3 + clang/test/CodeGen/ppc-xmmintrin.c | 6 +- clang/unittests/Format/FormatTest.cpp | 20 + libcxx/test/libcxx/gdb/gdb_pretty_printer_test.py | 20 +- .../test/libcxx/gdb/gdb_pretty_printer_test.sh.cpp | 25 +- .../memory/trivial_abi/unique_ptr_ret.pass.cpp | 4 + .../memory/trivial_abi/weak_ptr_ret.pass.cpp | 5 +- libcxx/utils/gdb/libcxx/printers.py | 44 +- llvm/lib/Analysis/MemoryDependenceAnalysis.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 24 +- llvm/lib/MC/ELFObjectWriter.cpp | 11 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 43 +- llvm/lib/Target/BPF/BTF.def | 1 + llvm/lib/Target/BPF/BTFDebug.cpp | 62 +- llvm/lib/Target/BPF/BTFDebug.h | 11 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 62 ++ llvm/lib/Target/PowerPC/PPCISelLowering.h | 1 + llvm/lib/Target/PowerPC/PPCRegisterInfo.td | 7 + .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 13 +- llvm/test/CodeGen/AArch64/atomicrmw-O0.ll | 697 +++++++++++++++++++++ llvm/test/CodeGen/BPF/BTF/double.ll | 58 ++ .../BPF/BTF/extern-var-func-weak-section.ll | 13 +- llvm/test/CodeGen/BPF/BTF/extern-var-section.ll | 9 +- .../CodeGen/BPF/BTF/extern-var-weak-section.ll | 9 +- llvm/test/CodeGen/BPF/BTF/float.ll | 58 ++ llvm/test/CodeGen/BPF/BTF/weak-global-3.ll | 86 +++ .../CodeGen/PowerPC/ppc64-inlineasm-clobber.ll | 264 ++++++++ .../CodeGen/WebAssembly/lower-em-exceptions.ll | 12 +- llvm/test/CodeGen/X86/stores-merging.ll | 96 ++- llvm/test/MC/Mips/elf-relsym.s | 10 +- llvm/test/MC/Mips/mips_lo16.s | 22 + llvm/test/MC/Mips/xgot.s | 4 +- .../AArch64/expand-atomicrmw-xchg-fp.ll | 4 +- llvm/test/Transforms/GVN/storeinvgroup.ll | 21 + 43 files changed, 1679 insertions(+), 139 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/atomicrmw-O0.ll create mode 100644 llvm/test/CodeGen/BPF/BTF/double.ll create mode 100644 llvm/test/CodeGen/BPF/BTF/float.ll create mode 100644 llvm/test/CodeGen/BPF/BTF/weak-global-3.ll create mode 100644 llvm/test/CodeGen/PowerPC/ppc64-inlineasm-clobber.ll create mode 100644 llvm/test/MC/Mips/mips_lo16.s create mode 100644 llvm/test/Transforms/GVN/storeinvgroup.ll