This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 4fb52f8a323 [gn] Rebase paths in symlink_or_copy against root_build_dir new d8490747ade [X86] Merge the different CMOV instructions for each condit [...] new d8286e45afd [X86] Merge the different SETcc instructions for each condi [...] new 2310900b633 [X86] Merge the different Jcc instructions for each conditi [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: .../llvm/Support/X86DisassemblerDecoderCommon.h | 1 + lib/Target/X86/Disassembler/X86Disassembler.cpp | 3 + .../X86/Disassembler/X86DisassemblerDecoder.cpp | 3 + .../X86/InstPrinter/X86InstPrinterCommon.cpp | 24 ++ lib/Target/X86/InstPrinter/X86InstPrinterCommon.h | 1 + lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 34 +- lib/Target/X86/MCTargetDesc/X86BaseInfo.h | 71 ++++- lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp | 64 +++- lib/Target/X86/X86CmovConversion.cpp | 21 +- lib/Target/X86/X86CondBrFolding.cpp | 15 +- lib/Target/X86/X86ExpandPseudo.cpp | 18 +- lib/Target/X86/X86FastISel.cpp | 82 +++-- lib/Target/X86/X86FixupSetCC.cpp | 26 +- lib/Target/X86/X86FlagsCopyLowering.cpp | 39 +-- lib/Target/X86/X86FrameLowering.cpp | 15 +- lib/Target/X86/X86ISelDAGToDAG.cpp | 28 +- lib/Target/X86/X86ISelLowering.cpp | 27 +- lib/Target/X86/X86InstrCMovSetCC.td | 169 +++++----- lib/Target/X86/X86InstrCompiler.td | 42 +-- lib/Target/X86/X86InstrControl.td | 57 ++-- lib/Target/X86/X86InstrFoldTables.cpp | 68 +--- lib/Target/X86/X86InstrFormats.td | 5 + lib/Target/X86/X86InstrInfo.cpp | 353 ++++----------------- lib/Target/X86/X86InstrInfo.h | 58 +--- lib/Target/X86/X86InstrInfo.td | 32 +- lib/Target/X86/X86InstructionSelector.cpp | 18 +- lib/Target/X86/X86MCInstLower.cpp | 16 +- lib/Target/X86/X86MacroFusion.cpp | 38 ++- lib/Target/X86/X86SchedBroadwell.td | 55 +++- lib/Target/X86/X86SchedHaswell.td | 55 +++- lib/Target/X86/X86SchedPredicates.td | 24 ++ lib/Target/X86/X86SchedSandyBridge.td | 67 +++- lib/Target/X86/X86SchedSkylakeClient.td | 67 +++- lib/Target/X86/X86SchedSkylakeServer.td | 67 +++- lib/Target/X86/X86Schedule.td | 1 - lib/Target/X86/X86ScheduleAtom.td | 1 - lib/Target/X86/X86ScheduleBdVer2.td | 33 +- lib/Target/X86/X86ScheduleBtVer2.td | 1 - lib/Target/X86/X86ScheduleSLM.td | 1 - lib/Target/X86/X86ScheduleZnver1.td | 1 - lib/Target/X86/X86SpeculativeLoadHardening.cpp | 19 +- test/CodeGen/MIR/X86/auto-successor.mir | 16 +- .../X86/basic-block-not-at-start-of-line-error.mir | 2 +- test/CodeGen/MIR/X86/branch-folder-with-label.mir | 16 +- test/CodeGen/MIR/X86/branch-probabilities.mir | 2 +- test/CodeGen/MIR/X86/callee-saved-info.mir | 2 +- .../MIR/X86/duplicate-register-flag-error.mir | 4 +- .../X86/expected-basic-block-at-start-of-body.mir | 2 +- .../X86/expected-different-implicit-operand.mir | 4 +- .../expected-different-implicit-register-flag.mir | 4 +- .../X86/expected-integer-in-successor-weight.mir | 2 +- ...ted-named-register-in-callee-saved-register.mir | 2 +- .../MIR/X86/expected-newline-at-end-of-list.mir | 2 +- test/CodeGen/MIR/X86/expected-number-after-bb.mir | 4 +- test/CodeGen/MIR/X86/external-symbol-operands.mir | 2 +- .../MIR/X86/frame-info-save-restore-points.mir | 2 +- .../MIR/X86/frame-info-stack-references.mir | 2 +- test/CodeGen/MIR/X86/implicit-register-flag.mir | 4 +- test/CodeGen/MIR/X86/jump-table-info.mir | 4 +- .../MIR/X86/jump-table-redefinition-error.mir | 2 +- test/CodeGen/MIR/X86/killed-register-flag.mir | 2 +- test/CodeGen/MIR/X86/large-index-number-error.mir | 4 +- .../MIR/X86/machine-basic-block-operands.mir | 8 +- test/CodeGen/MIR/X86/memory-operands.mir | 2 +- test/CodeGen/MIR/X86/missing-implicit-operand.mir | 4 +- test/CodeGen/MIR/X86/newline-handling.mir | 8 +- .../MIR/X86/successor-basic-blocks-weights.mir | 2 +- test/CodeGen/MIR/X86/successor-basic-blocks.mir | 4 +- test/CodeGen/MIR/X86/undefined-jump-table-id.mir | 2 +- .../MIR/X86/unknown-machine-basic-block.mir | 4 +- .../MIR/X86/unknown-named-machine-basic-block.mir | 4 +- test/CodeGen/MIR/X86/virtual-registers.mir | 4 +- test/CodeGen/X86/GlobalISel/select-brcond.mir | 2 +- test/CodeGen/X86/GlobalISel/select-cmp.mir | 52 +-- test/CodeGen/X86/GlobalISel/select-phi.mir | 36 +-- test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir | 120 +++---- test/CodeGen/X86/PR37310.mir | 2 +- test/CodeGen/X86/block-placement.mir | 2 +- test/CodeGen/X86/branchfolding-undef.mir | 2 +- test/CodeGen/X86/cfi-inserter-cfg-with-merge.mir | 2 +- test/CodeGen/X86/cfi-inserter-noreturnblock.mir | 2 +- .../cfi-inserter-verify-inconsistent-offset.mir | 2 +- .../cfi-inserter-verify-inconsistent-register.mir | 2 +- test/CodeGen/X86/cmovcmov.ll | 4 +- test/CodeGen/X86/conditional-tailcall-samedest.mir | 6 +- .../X86/dbg-changes-codegen-branch-folding2.mir | 28 +- test/CodeGen/X86/debugloc-no-line-0.ll | 2 +- test/CodeGen/X86/domain-reassignment.mir | 12 +- test/CodeGen/X86/fixup-bw-inst.mir | 2 +- test/CodeGen/X86/flags-copy-lowering.mir | 222 ++++++------- test/CodeGen/X86/implicit-null-checks.mir | 92 +++--- test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir | 2 +- test/CodeGen/X86/invalid-liveness.mir | 2 +- test/CodeGen/X86/late-remat-update-2.mir | 4 +- test/CodeGen/X86/late-remat-update.mir | 6 +- test/CodeGen/X86/leaFixup32.mir | 2 +- test/CodeGen/X86/leaFixup64.mir | 4 +- test/CodeGen/X86/limit-split-cost.mir | 8 +- test/CodeGen/X86/machine-region-info.mir | 14 +- test/CodeGen/X86/non-value-mem-operand.mir | 14 +- test/CodeGen/X86/opt_phis2.mir | 2 +- test/CodeGen/X86/peephole-recurrence.mir | 12 +- test/CodeGen/X86/post-ra-sched-with-debug.mir | 8 +- test/CodeGen/X86/postra-ignore-dbg-instrs.mir | 2 +- test/CodeGen/X86/pr27681.mir | 8 +- test/CodeGen/X86/pr38952.mir | 2 +- test/CodeGen/X86/pre-coalesce.mir | 6 +- test/CodeGen/X86/regalloc-copy-hints.mir | 62 ++-- test/CodeGen/X86/shrink_wrap_dbg_value.mir | 4 +- .../X86/simple-register-allocation-read-undef.mir | 2 +- test/CodeGen/X86/stack-folding-adx.mir | 24 +- test/CodeGen/X86/switch-lower-peel-top-case.ll | 26 +- test/CodeGen/X86/tail-call-conditional.mir | 6 +- test/CodeGen/X86/tail-dup-debugloc.ll | 2 +- test/CodeGen/X86/tail-merge-after-mbp.mir | 22 +- test/CodeGen/X86/tail-merge-debugloc.ll | 2 +- test/CodeGen/X86/test_x86condbr_globaladdr.mir | 2 +- test/CodeGen/X86/undef-eflags.mir | 4 +- test/CodeGen/X86/update-terminator-debugloc.ll | 4 +- test/CodeGen/X86/update-terminator.mir | 4 +- test/CodeGen/X86/xor-combine-debugloc.ll | 2 +- test/DebugInfo/MIR/X86/empty-inline.mir | 2 +- test/DebugInfo/MIR/X86/kill-after-spill.mir | 12 +- .../DebugInfo/MIR/X86/live-debug-values-3preds.mir | 10 +- .../MIR/X86/live-debug-values-reg-copy.mir | 2 +- .../MIR/X86/live-debug-values-restore.mir | 2 +- test/DebugInfo/MIR/X86/live-debug-values-spill.mir | 4 +- test/DebugInfo/MIR/X86/live-debug-values.mir | 4 +- test/DebugInfo/MIR/X86/livedebugvalues-limit.mir | 2 +- test/DebugInfo/X86/debug-loc-asan.mir | 12 +- test/DebugInfo/X86/debug-loc-offset.mir | 4 +- test/DebugInfo/X86/pr19307.mir | 4 +- test/MachineVerifier/verifier-phi-fail0.mir | 2 +- test/MachineVerifier/verifier-phi.mir | 4 +- tools/llvm-exegesis/lib/X86/Target.cpp | 5 + .../llvm-exegesis/X86/SnippetGeneratorTest.cpp | 9 +- utils/TableGen/X86RecognizableInstr.cpp | 51 ++- utils/TableGen/X86RecognizableInstr.h | 7 +- 138 files changed, 1452 insertions(+), 1384 deletions(-)