This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. new e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 621 +++ gcc/config/arm/arm_mve.h | 5785 ++++++++++++++------ gcc/config/arm/arm_mve_builtins.def | 108 + gcc/config/arm/mve.md | 1421 ++++- gcc/testsuite/ChangeLog | 208 + .../{vcvtq_m_f16_s16.c => vabsq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vabsq_m_f32.c} | 10 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../{vcmpeqq_m_f16.c => vcmpeqq_m_n_f16.c} | 6 +- .../{vcmpeqq_m_f32.c => vcmpeqq_m_n_f32.c} | 6 +- .../{vcmpeqq_m_f16.c => vcmpgeq_m_f16.c} | 4 +- .../{vcmpeqq_m_f32.c => vcmpgeq_m_f32.c} | 4 +- .../{vcmpeqq_m_f16.c => vcmpgeq_m_n_f16.c} | 8 +- .../{vcmpeqq_m_f32.c => vcmpgeq_m_n_f32.c} | 8 +- .../{vcmpeqq_m_f16.c => vcmpgtq_m_f16.c} | 4 +- .../{vcmpeqq_m_f32.c => vcmpgtq_m_f32.c} | 4 +- .../{vcmpeqq_m_f16.c => vcmpgtq_m_n_f16.c} | 8 +- .../{vcmpeqq_m_f32.c => vcmpgtq_m_n_f32.c} | 8 +- .../{vcmpeqq_m_f16.c => vcmpleq_m_f16.c} | 4 +- .../{vcmpeqq_m_f32.c => vcmpleq_m_f32.c} | 4 +- .../{vcmpeqq_m_f16.c => vcmpleq_m_n_f16.c} | 8 +- .../{vcmpeqq_m_f32.c => vcmpleq_m_n_f32.c} | 8 +- .../{vcmpeqq_m_f16.c => vcmpltq_m_f16.c} | 4 +- .../{vcmpeqq_m_f32.c => vcmpltq_m_f32.c} | 4 +- .../{vcmpeqq_m_f16.c => vcmpltq_m_n_f16.c} | 8 +- .../{vcmpeqq_m_f32.c => vcmpltq_m_n_f32.c} | 8 +- .../{vcmpeqq_m_f16.c => vcmpneq_m_f16.c} | 4 +- .../{vcmpeqq_m_f32.c => vcmpneq_m_f32.c} | 4 +- .../{vcmpeqq_m_f16.c => vcmpneq_m_n_f16.c} | 8 +- .../{vcmpeqq_m_f32.c => vcmpneq_m_n_f32.c} | 8 +- .../{vcvtq_m_f16_s16.c => vcvtbq_m_f16_f32.c} | 10 +- .../{vcvtq_m_f32_s32.c => vcvtbq_m_f32_f16.c} | 10 +- .../{vcvtaq_m_s16_f16.c => vcvtmq_m_s16_f16.c} | 6 +- .../{vcvtaq_m_s32_f32.c => vcvtmq_m_s32_f32.c} | 6 +- .../{vcvtaq_m_u16_f16.c => vcvtmq_m_u16_f16.c} | 6 +- .../{vcvtaq_m_u32_f32.c => vcvtmq_m_u32_f32.c} | 6 +- .../{vcvtaq_m_s16_f16.c => vcvtnq_m_s16_f16.c} | 6 +- .../{vcvtaq_m_s32_f32.c => vcvtnq_m_s32_f32.c} | 6 +- .../{vcvtaq_m_u16_f16.c => vcvtnq_m_u16_f16.c} | 6 +- .../{vcvtaq_m_u32_f32.c => vcvtnq_m_u32_f32.c} | 6 +- .../{vcvtaq_m_s16_f16.c => vcvtpq_m_s16_f16.c} | 6 +- .../{vcvtaq_m_s32_f32.c => vcvtpq_m_s32_f32.c} | 6 +- .../{vcvtaq_m_u16_f16.c => vcvtpq_m_u16_f16.c} | 6 +- .../{vcvtaq_m_u32_f32.c => vcvtpq_m_u32_f32.c} | 6 +- .../{vcvtaq_m_s16_f16.c => vcvtq_m_s16_f16.c} | 6 +- .../{vcvtaq_m_s32_f32.c => vcvtq_m_s32_f32.c} | 6 +- .../{vcvtaq_m_u16_f16.c => vcvtq_m_u16_f16.c} | 6 +- .../{vcvtaq_m_u32_f32.c => vcvtq_m_u32_f32.c} | 6 +- .../{vcvtq_m_f16_s16.c => vcvttq_m_f16_f32.c} | 10 +- .../{vcvtq_m_f32_s32.c => vcvttq_m_f32_f16.c} | 10 +- .../{vcvtq_m_f16_s16.c => vdupq_m_n_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vdupq_m_n_f32.c} | 10 +- .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../{vcmpeqq_m_f16.c => vmaxnmaq_m_f16.c} | 10 +- .../{vcmpeqq_m_f32.c => vmaxnmaq_m_f32.c} | 10 +- .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../{vcmpeqq_m_f16.c => vminnmaq_m_f16.c} | 10 +- .../{vcmpeqq_m_f32.c => vminnmaq_m_f32.c} | 10 +- .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../{vrmlaldavhaq_s32.c => vmlaldavaq_s32.c} | 8 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../{vrmlaldavhaq_u32.c => vmlaldavaq_u32.c} | 8 +- .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../{vrmlaldavhaq_s32.c => vmlaldavaxq_s32.c} | 8 +- .../{vmladavq_p_s16.c => vmlaldavq_p_s16.c} | 12 +- .../{vmladavq_p_s32.c => vmlaldavq_p_s32.c} | 12 +- .../{vmladavq_p_u16.c => vmlaldavq_p_u16.c} | 12 +- .../{vmladavq_p_u32.c => vmlaldavq_p_u32.c} | 12 +- .../{vmladavq_p_s16.c => vmlaldavxq_p_s16.c} | 12 +- .../{vmladavq_p_s32.c => vmlaldavxq_p_s32.c} | 12 +- .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../{vrmlaldavhaq_s32.c => vmlsldavaq_s32.c} | 8 +- .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../{vrmlaldavhaq_s32.c => vmlsldavaxq_s32.c} | 8 +- .../{vmladavq_p_s16.c => vmlsldavq_p_s16.c} | 12 +- .../{vmladavq_p_s32.c => vmlsldavq_p_s32.c} | 12 +- .../{vmladavq_p_s16.c => vmlsldavxq_p_s16.c} | 12 +- .../{vmladavq_p_s32.c => vmlsldavxq_p_s32.c} | 12 +- .../{vbicq_m_n_s32.c => vmovlbq_m_s16.c} | 10 +- .../intrinsics/{vbicq_m_n_s16.c => vmovlbq_m_s8.c} | 10 +- .../{vbicq_m_n_u32.c => vmovlbq_m_u16.c} | 10 +- .../intrinsics/{vbicq_m_n_u16.c => vmovlbq_m_u8.c} | 10 +- .../{vbicq_m_n_s32.c => vmovltq_m_s16.c} | 10 +- .../intrinsics/{vbicq_m_n_s16.c => vmovltq_m_s8.c} | 10 +- .../{vbicq_m_n_u32.c => vmovltq_m_u16.c} | 10 +- .../intrinsics/{vbicq_m_n_u16.c => vmovltq_m_u8.c} | 10 +- .../{vrshlq_m_n_s8.c => vmovnbq_m_s16.c} | 10 +- .../{vbicq_m_n_s16.c => vmovnbq_m_s32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vmovnbq_m_u16.c} | 10 +- .../intrinsics/{vminaq_m_s16.c => vmovnbq_m_u32.c} | 10 +- .../{vrshlq_m_n_s8.c => vmovntq_m_s16.c} | 10 +- .../{vbicq_m_n_s16.c => vmovntq_m_s32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vmovntq_m_u16.c} | 10 +- .../intrinsics/{vminaq_m_s16.c => vmovntq_m_u32.c} | 10 +- .../{vbicq_m_n_s16.c => vmvnq_m_n_s16.c} | 10 +- .../{vqshlq_m_r_s32.c => vmvnq_m_n_s32.c} | 10 +- .../intrinsics/{vminaq_m_s16.c => vmvnq_m_n_u16.c} | 10 +- .../intrinsics/{vminaq_m_s32.c => vmvnq_m_n_u32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vnegq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vnegq_m_f32.c} | 10 +- .../{vbicq_m_n_s16.c => vorrq_m_n_s16.c} | 6 +- .../{vbicq_m_n_s32.c => vorrq_m_n_s32.c} | 6 +- .../{vbicq_m_n_u16.c => vorrq_m_n_u16.c} | 6 +- .../{vbicq_m_n_u32.c => vorrq_m_n_u32.c} | 6 +- .../intrinsics/{vcmpeqq_m_f16.c => vpselq_f16.c} | 13 +- .../intrinsics/{vcmpeqq_m_f32.c => vpselq_f32.c} | 13 +- .../{vrshlq_m_n_s8.c => vqmovnbq_m_s16.c} | 10 +- .../{vbicq_m_n_s16.c => vqmovnbq_m_s32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vqmovnbq_m_u16.c} | 10 +- .../{vminaq_m_s16.c => vqmovnbq_m_u32.c} | 10 +- .../{vrshlq_m_n_s8.c => vqmovntq_m_s16.c} | 10 +- .../{vbicq_m_n_s16.c => vqmovntq_m_s32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vqmovntq_m_u16.c} | 10 +- .../{vminaq_m_s16.c => vqmovntq_m_u32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vqmovunbq_m_s16.c} | 10 +- .../{vminaq_m_s16.c => vqmovunbq_m_s32.c} | 10 +- .../{vqrshlq_m_n_u8.c => vqmovuntq_m_s16.c} | 10 +- .../{vminaq_m_s16.c => vqmovuntq_m_s32.c} | 10 +- .../{vmovnbq_s16.c => vqrshrntq_n_s16.c} | 8 +- .../{vmovnbq_s32.c => vqrshrntq_n_s32.c} | 8 +- .../{vmovnbq_u16.c => vqrshrntq_n_u16.c} | 8 +- .../{vmovnbq_u32.c => vqrshrntq_n_u32.c} | 8 +- .../{vqmovunbq_s16.c => vqrshruntq_n_s16.c} | 8 +- .../{vqmovunbq_s32.c => vqrshruntq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_s16.c => vqshrnbq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vqshrnbq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vqshrnbq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vqshrnbq_n_u32.c} | 8 +- .../intrinsics/{vmovnbq_s16.c => vqshrntq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vqshrntq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vqshrntq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vqshrntq_n_u32.c} | 8 +- .../{vqmovunbq_s16.c => vqshrunbq_n_s16.c} | 8 +- .../{vqmovunbq_s32.c => vqshrunbq_n_s32.c} | 8 +- .../{vqmovunbq_s16.c => vqshruntq_n_s16.c} | 8 +- .../{vqmovunbq_s32.c => vqshruntq_n_s32.c} | 8 +- .../intrinsics/{vclsq_m_s8.c => vrev16q_m_s8.c} | 6 +- .../intrinsics/{vclzq_m_u8.c => vrev16q_m_u8.c} | 6 +- .../{vcvtq_m_f16_s16.c => vrev32q_m_f16.c} | 10 +- .../intrinsics/{vmvnq_m_s16.c => vrev32q_m_s16.c} | 6 +- .../intrinsics/{vclsq_m_s8.c => vrev32q_m_s8.c} | 6 +- .../intrinsics/{vmvnq_m_u16.c => vrev32q_m_u16.c} | 6 +- .../intrinsics/{vclzq_m_u8.c => vrev32q_m_u8.c} | 6 +- .../{vcvtq_m_f16_s16.c => vrev64q_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrev64q_m_f32.c} | 10 +- .../{vrmlaldavhaq_s32.c => vrmlaldavhaxq_s32.c} | 8 +- .../{vmladavq_p_s32.c => vrmlaldavhq_p_s32.c} | 12 +- .../{vmladavq_p_u32.c => vrmlaldavhq_p_u32.c} | 12 +- .../{vmladavq_p_s32.c => vrmlaldavhxq_p_s32.c} | 12 +- .../{vrmlaldavhaq_s32.c => vrmlsldavhaq_s32.c} | 8 +- .../{vrmlaldavhaq_s32.c => vrmlsldavhaxq_s32.c} | 8 +- .../{vmladavq_p_s32.c => vrmlsldavhq_p_s32.c} | 12 +- .../{vmladavq_p_s32.c => vrmlsldavhxq_p_s32.c} | 12 +- .../{vcvtq_m_f16_s16.c => vrndaq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndaq_m_f32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vrndmq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndmq_m_f32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vrndnq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndnq_m_f32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vrndpq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndpq_m_f32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vrndq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndq_m_f32.c} | 10 +- .../{vcvtq_m_f16_s16.c => vrndxq_m_f16.c} | 10 +- .../{vcvtq_m_f32_s32.c => vrndxq_m_f32.c} | 10 +- .../intrinsics/{vmovnbq_s16.c => vrshrnbq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vrshrnbq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vrshrnbq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vrshrnbq_n_u32.c} | 8 +- .../intrinsics/{vmovnbq_s16.c => vrshrntq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vrshrntq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vrshrntq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vrshrntq_n_u32.c} | 8 +- .../intrinsics/{vmovnbq_s16.c => vshrnbq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vshrnbq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vshrnbq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vshrnbq_n_u32.c} | 8 +- .../intrinsics/{vmovnbq_s16.c => vshrntq_n_s16.c} | 8 +- .../intrinsics/{vmovnbq_s32.c => vshrntq_n_s32.c} | 8 +- .../intrinsics/{vmovnbq_u16.c => vshrntq_n_u16.c} | 8 +- .../intrinsics/{vmovnbq_u32.c => vshrntq_n_u32.c} | 8 +- 204 files changed, 7893 insertions(+), 2372 deletions(-) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vabsq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vabsq_m_f32 [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpeqq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpeqq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpgeq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpgeq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpgeq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpgeq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpgtq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpgtq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpgtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpgtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpleq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpleq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpleq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpleq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpltq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpltq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpltq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpltq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpneq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpneq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vcmpneq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vcmpneq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vcvtbq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vcvtbq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s16_f16.c => vcvtmq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s32_f32.c => vcvtmq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u16_f16.c => vcvtmq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u32_f32.c => vcvtmq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s16_f16.c => vcvtnq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s32_f32.c => vcvtnq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u16_f16.c => vcvtnq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u32_f32.c => vcvtnq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s16_f16.c => vcvtpq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s32_f32.c => vcvtpq_m_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u16_f16.c => vcvtpq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u32_f32.c => vcvtpq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s16_f16.c => vcvtq_m_s1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s32_f32.c => vcvtq_m_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u16_f16.c => vcvtq_m_u1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u32_f32.c => vcvtq_m_u3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vcvttq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vcvttq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vdupq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vdupq_m_n_f [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vmaxnmaq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vmaxnmaq_m_f3 [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vminnmaq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vminnmaq_m_f3 [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vmlaldavaq [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_u32.c => vmlaldavaq [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vmlaldavax [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s16.c => vmlaldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vmlaldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_u16.c => vmlaldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_u32.c => vmlaldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s16.c => vmlaldavxq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vmlaldavxq_p [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vmlsldavaq [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vmlsldavax [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s16.c => vmlsldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vmlsldavq_p_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s16.c => vmlsldavxq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vmlsldavxq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vmovlbq_m_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovlbq_m_s8. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vmovlbq_m_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vmovlbq_m_u8. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vmovltq_m_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovltq_m_s8. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vmovltq_m_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vmovltq_m_u8. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshlq_m_n_s8.c => vmovnbq_m_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovnbq_m_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vmovnbq_m_u1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vmovnbq_m_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshlq_m_n_s8.c => vmovntq_m_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovntq_m_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vmovntq_m_u1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vmovntq_m_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmvnq_m_n_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqshlq_m_r_s32.c => vmvnq_m_n_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vmvnq_m_n_u16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s32.c => vmvnq_m_n_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vnegq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vnegq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vorrq_m_n_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vorrq_m_n_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vorrq_m_n_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vorrq_m_n_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f16.c => vpselq_f16.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_f32.c => vpselq_f32.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshlq_m_n_s8.c => vqmovnbq_m_s1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vqmovnbq_m_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vqmovnbq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vqmovnbq_m_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshlq_m_n_s8.c => vqmovntq_m_s1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vqmovntq_m_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vqmovntq_m_u [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vqmovntq_m_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vqmovunbq_m_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vqmovunbq_m_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u8.c => vqmovuntq_m_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vqmovuntq_m_s3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vqrshrntq_n_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vqrshrntq_n_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vqrshrntq_n_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vqrshrntq_n_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s16.c => vqrshruntq_n_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s32.c => vqrshruntq_n_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vqshrnbq_n_s16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vqshrnbq_n_s32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vqshrnbq_n_u16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vqshrnbq_n_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vqshrntq_n_s16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vqshrntq_n_s32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vqshrntq_n_u16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vqshrntq_n_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s16.c => vqshrunbq_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s32.c => vqshrunbq_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s16.c => vqshruntq_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s32.c => vqshruntq_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclsq_m_s8.c => vrev16q_m_s8.c} (76%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_u8.c => vrev16q_m_u8.c} (76%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrev32q_m_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_s16.c => vrev32q_m_s16.c} (75%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclsq_m_s8.c => vrev32q_m_s8.c} (76%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_u16.c => vrev32q_m_u16.c} (76%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_u8.c => vrev32q_m_u8.c} (76%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrev64q_m_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrev64q_m_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vrmlaldavh [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vrmlaldavhq_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_u32.c => vrmlaldavhq_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vrmlaldavhxq [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vrmlsldavh [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrmlaldavhaq_s32.c => vrmlsldavh [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vrmlsldavhq_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmladavq_p_s32.c => vrmlsldavhxq [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndaq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndaq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndmq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndmq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndnq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndnq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndpq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndpq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndq_m_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndq_m_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vrndxq_m_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vrndxq_m_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vrshrnbq_n_s16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vrshrnbq_n_s32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vrshrnbq_n_u16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vrshrnbq_n_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vrshrntq_n_s16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vrshrntq_n_s32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vrshrntq_n_u16. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vrshrntq_n_u32. [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vshrnbq_n_s16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vshrnbq_n_s32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vshrnbq_n_u16.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vshrnbq_n_u32.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vshrntq_n_s16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vshrntq_n_s32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vshrntq_n_u16.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vshrntq_n_u32.c} (62%)