This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/llvm-project.

from 28b9cdd2607 Delete dead code. adds 58deb20dd2d Revert "Merge memtag instructions with adjacent stack slots." adds f84d3200528 [MLIR] Don't use SSA names directly for std.view canonicali [...] adds 7f1026a7520 [cfi][test] cross-dso/stats.cpp: don't assume the order of [...] adds ae47a3d8107 [lldb/SWIG] Refactor extensions to be non Python-specific (2/2) adds ee57469a512 [X86] Remove EFLAGS from live-in lists in X86FlagsCopyLowering. adds b2fb6a7ba11 [NFC] Whitespace fixes adds 85ee4ff4e47 [libcxx] [test] Disable refwrap/weak_result.pass.cpp in C++ [...] adds 659efa21f1b Recommit "[MachineVerifier] Improve verification of live-in [...] adds ff0311c4b3b [PowerPC]: Add powerpcspe target triple subarch component adds 76aab66d344 [NFC][InlineCost] Factor cost modeling out of CallAnalyzer [...] adds 1e46eb74be6 [Attributor][FIX] Avoid dangling value pointers during code [...] adds a4088c75cc1 [Attributor][FIX] Carefully change invokes to calls (after [...] adds 338a601612c Revert "[NFC][InlineCost] Factor cost modeling out of CallA [...] adds 26ba160d472 [PowerPC] when folding rlwinm+rlwinm. to andi., we should u [...] adds a63af915288 [lldb] Remove various dead Compare functions adds be841f89d00 [MIR] Target specific MIR formating and parsing adds d44a0743175 Save more descriptive error msg from FBS/BKS, relay it up to lldb. adds 5ab6fa7b701 Revert "[MIR] Target specific MIR formating and parsing" adds 3ef05d85be8 [MIR] Target specific MIR formating and parsing adds 71d64f72f93 Revert "[MIR] Target specific MIR formating and parsing" adds de3d0ee023c Revert "Revert "[MIR] Target specific MIR formating and parsing"" adds d48ac7d54d8 [DAGCombine] Fold the (fma -x, y, -z) to -(fma x, y, z) adds 51bdd98b8a5 [lldb/SWIG] Refactor extensions to be non Python-specific (3/3) adds 4ebb589629b [SCEV] [NFC] add testcase for constant range for addrecexpr [...] adds 24b326cc610 [APFloat] Fix checked error assert failures adds 65678d93843 [mlir][VectorOps] Implement strided_slice conversion adds 2d515e49d89 [mlir][VectorOps] Implement insert_strided_slice conversion adds e93e0d413f3 [ARM][LowOverheadLoops] Update liveness info adds 08778d8c4fd [mlir][GPU] introduce utilities for promotion to workgroup memory adds 8f1887456ab [LV] Still vectorise when tail-folding can't find a primary [...] adds 0541a9d4e7f [DWARFDebugLoc] Tweak error message when resolving offset p [...] adds 1cba2612399 Revert "[ARM][LowOverheadLoops] Update liveness info" adds 459ad8e97e0 [Matrix] Implement back-propagation of shape information. adds f0abe820eeb [LoopUtils][NFC] Minor refactoring in getLoopEstimatedTripCount. adds 00c6e98409f [VE] Target stub for NEC SX-Aurora adds 7adf6644f50 [Matrix] Propagate and use shape information for loads. adds 287a874d1c4 [clangd] Refurbish HoverInfo::present adds ccf24225e3f [Matrix] Update shape propagation to iterate until done. adds 782ad91cc42 [lldb] Fix that TestNoSuchArch.py was passing for the wrong reason adds 0d5407987a3 Fix MSVC unhandled enum warning. NFCI. adds 795c38eb4df [clang-tidy] For checker `readability-misleading-indentatio [...] adds 15c7fa4d11e [ARM][MVE] Don't unroll intrinsic loops. adds e3e72a2619c Fix "pointer is null" static analyzer warnings. NFCI. adds e315ce2bd3a Fix "pointer is null" static analyzer warnings. NFCI. adds 9bb01efa49c [lldb/DWARF] Add is_dwo member to DWARFUnit adds cd5da94d80b [lldb/DWARF] Fix mixed v4+v5 location lists adds d462185e8da Fix "pointer is null" static analyzer warning. NFCI. adds 25dd99fab20 Fix "pointer is null" static analyzer warning. NFCI. adds 9c91d79dadc [NFC][ARM] LowOverheadLoop comments adds b65b1f322bd [Concepts] Function trailing requires clauses adds 4a83f1e171b [mlir] fix test failure in EDSC/builder-api-test adds 5c4661b7784 [lldb] Modernize OptionValue::SetValueChangedCallback adds 032a9393a73 [InstCombine] Use minimal FMF in testcase for Z / (1.0 / Y) [...] adds 173b711e83d [ARM][MVE] MVE-I should not be disabled by -mfpu=none adds f53b38d12a7 [InstSimplify] select Cond, true, false --> Cond adds 84ce46269cf [Concepts] Fix failing test on Windows adds cb5612e2df8 [DAGCombiner] reduce extract subvector of concat adds 4c11703b3d9 [OPENMP]Remove unused code, NFC. adds 667e1f71b83 IR: remove "else" after "return". NFCI. adds d857e114b5e [ARM,MVE] Fix valid immediate range for vsliq_n. adds 9704ba652a0 [ARM,MVE] Add missing IntrNoMem flag on IR intrinsics. adds db7c9207796 AMDGPU: Add register class to DS_SWIZZLE_B32 pattern adds 0274ed9dc75 TableGen/GlobalISel: Fix slightly wrong generated comment adds 3952748ffdf AMDGPU/GlobalISel: Fix add of neg inline constant pattern adds d964086c624 AMDGPU/GlobalISel: Add equiv xform for bitcast_fpimm_to_i32 adds 79450a4ea26 AMDGPU/GlobalISel: Add selectVOP3Mods_nnan adds e71af775684 AMDGPU/GlobalISel: Add IMMPopCount xform adds 7d677421607 AMDGPU/GlobalISel: Fix import of zext of s16 op patterns adds c1d4963b447 AMDGPU: Use new PatFrag system for d16 load nodes adds 3766f4bacca AMDGPU: Use new PatFrag system for d16 stores adds c66b2e1c87e AMDGPU: Eliminate more legacy codepred address space PatFrags adds 9ffd0ed8381 AMDGPU/GlobalISel: Fix import of integer med3 adds de08244d3da TableGen: Remove unused code adds 0fa8f701ccf [ELF][Hexagon] Add support for IE relocations adds 6c04ef472a8 [InstCombine] Z / (1.0 / Y) => (Y * Z) adds fb76c7934dc [libcxxabi] Allow tests to link with static libc++abi/libc+ [...] adds ea9888b8f6f [clangd] Respect `--sysroot` argument if it is set adds 93a1e9c90c9 [lldb/SWIG] Add missing '' in macros again adds 45c971f7eef [lldb/Lua] Make lldb.debugger et al available to Lua adds d27a15fed79 [NFCI][LoopUnrollAndJam] Changing LoopUnrollAndJamPass to a [...] adds cee4a1c9574 Improve support of GNU mempcpy adds 241f335b268 [OpenCL][Docs] Rename C++ for OpenCL label adds 6498aff249a [lldb/Bindings] Move bindings into their own subdirectory adds 189aa5b7a45 [clangd] Adjust diagnostic range to be inside main file adds 5e0bf6772e2 [lldb/SWIG] Fix capitalization for case sensitive file systems. adds 06d07ec4a37 [Clang] Handle target-specific builtins returning aggregates. adds ed6daa2e1d3 [Support][NFC] Add a comment about the semantics of MF_HUGE [...] adds 356b33516c2 [NFC,format] Sort switch cases alphabetically adds 2fe45e029dd [Support][NFC] Make some helper functions "static" in Memory.inc adds 7bbd4076c19 [lldb/SWIG] Undo incorrect substitution adds b51fa8670f3 [SystemZ] Fix matching another pattern for nxgrk (PR44496) adds 460cbabe170 [x86] add tests for 2-way splat copy; NFC adds 002be6cfa2b [Support][NFC] Add an explicit unit test for Process::getPa [...] adds b705fe5686a [TargetLowering][X86] TeachSimplifyDemandedBits to handle c [...] adds 183b5d38d7c [demangle] Copy back some NFC commits from LLVM adds 1a1dbea24df [PowerPC] The VK_PLT symbolref modifier is only used on 32- [...] adds 3408940f736 [X86] AMD Znver2 (Rome) Scheduler enablement adds 1c545f6dbcb [ms] [X86] Use "P" modifier on all branch-target operands i [...] adds b35f5d4914c [clang] Enforce triple in mempcpy test adds 9949b1a1753 [GlobalISel][AArch64] Import + select LDR*roW and STR*roW patterns adds 4e003aad42d [X86] Add ueq/one fp128 quiet compare tests. NFC adds 1444e6e2e6f Re-apply "[ELF] Allow getErrPlace() to work before Out::buf [...] adds 646ca7d7e72 MipsDelaySlotFiller: Update registers def-uses for BUNDLE i [...] adds fc3367dd5ed [mlir] NFC: Move the state for managing SSA value names out [...] adds 61bd19206f6 [libc++] Explicitly enumerate std::string external instantiations. adds c348a2674b5 [clang-tidy] Refresh the add_new_check.py now that we use a [...] adds 6a69d3c6b3d [clangd] Handle DeducedTemplateSpecializationType in TargetFinder adds 004ae200a5a phab doc: remove the svn section adds dbfc516d1f1 phab doc: also document 'arc land' adds 0c195ef7c62 phab doc: Replace or remove references to svn adds 35ad66fae81 AMDGPU/GlobalISel: Widen 16-bit shift amount sources adds 767aa507a46 AMDGPU/GlobalISel: Fix argument lowering for vectors of pointers adds fba1fbb9c73 GlobalISel: Don't assert on MoreElements creating vectors adds f937b43fdb3 TableGen/GlobalISel: Address fixme adds 595ac8c46ea GlobalISel: Move getLLTForMVT/getMVTForLLT adds 0f5f28d000f Add gdb pretty printer for MutableArrayRef, remove ConstArrayRef. adds 8c387cbea76 Add builtins for aligning and checking alignment of pointer [...] adds ea67737b166 [mlir] mlir-cpu-runner test's cblas_interface should export [...] adds 016bf03ef6f [mlir] add a missing dependency for Linalg conversion adds cc95bb1f57c [AArch64][GlobalISel] Implement selection of <2 x float> ve [...] adds 255cc5a7603 CodeGen: Use LLT instead of EVT in getRegisterByName adds ac53a5f1dc2 GlobalISel: Fix else after return adds f33f3d98e9e DAG: Don't use unchecked dyn_cast adds 0ea3c7291fb GlobalISel: Handle llvm.read_register adds b4a647449fa TableGen/GlobalISel: Add way for SDNodeXForm to work on timm adds 10edb1d0d4a TableGen/GlobalISel: Fix pattern matching of immarg literals adds 58b3dec6c10 [lldb/Lua] Add lua typemaps for INOUT params adds 68c8b6c4cd1 [mlir] Use getDenseElementBitwidth instead of Type::getElem [...]

No new revisions were added by this update.

Summary of changes: clang-tools-extra/clang-tidy/add_new_check.py | 79 +- .../clang-tidy/readability/MagicNumbersCheck.cpp | 14 +- clang-tools-extra/clangd/CompileCommands.cpp | 4 +- clang-tools-extra/clangd/Diagnostics.cpp | 28 +- clang-tools-extra/clangd/FindTarget.cpp | 11 + clang-tools-extra/clangd/Hover.cpp | 96 +- clang-tools-extra/clangd/test/hover.test | 4 +- .../clangd/unittests/DiagnosticsTests.cpp | 23 + .../clangd/unittests/FindTargetTests.cpp | 30 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 89 + .../readability-misleading-indentation.cpp | 13 +- clang/docs/LanguageExtensions.rst | 73 + clang/docs/UsersManual.rst | 5 +- clang/include/clang/AST/ASTLambda.h | 11 + clang/include/clang/AST/ASTNodeTraverser.h | 3 + clang/include/clang/AST/Decl.h | 43 +- clang/include/clang/AST/DeclCXX.h | 31 +- clang/include/clang/AST/RecursiveASTVisitor.h | 5 + clang/include/clang/Basic/Attr.td | 4 +- clang/include/clang/Basic/AttrDocs.td | 2 +- clang/include/clang/Basic/Builtins.def | 6 + clang/include/clang/Basic/DiagnosticASTKinds.td | 8 + clang/include/clang/Basic/DiagnosticParseKinds.td | 15 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 21 + clang/include/clang/Basic/arm_mve.td | 2 +- clang/include/clang/Parse/Parser.h | 36 +- clang/include/clang/Sema/DeclSpec.h | 23 +- clang/include/clang/Sema/Overload.h | 6 +- clang/include/clang/Sema/Sema.h | 54 +- clang/include/clang/Sema/SemaConcept.h | 145 ++ clang/lib/AST/ASTImporter.cpp | 20 +- clang/lib/AST/Decl.cpp | 50 +- clang/lib/AST/DeclCXX.cpp | 38 +- clang/lib/AST/DeclPrinter.cpp | 5 + clang/lib/AST/DeclTemplate.cpp | 11 +- clang/lib/AST/ExprConstant.cpp | 174 +- clang/lib/Basic/Targets/PPC.cpp | 3 +- clang/lib/Basic/Targets/PPC.h | 3 +- clang/lib/CodeGen/CGBuiltin.cpp | 131 +- clang/lib/CodeGen/CGObjCGNU.cpp | 2 + clang/lib/CodeGen/CGOpenMPRuntime.cpp | 76 +- clang/lib/CodeGen/CGOpenMPRuntime.h | 29 +- clang/lib/CodeGen/CodeGenFunction.h | 5 + clang/lib/Driver/ToolChains/Arch/ARM.cpp | 43 +- clang/lib/Lex/LiteralSupport.cpp | 8 +- clang/lib/Parse/ParseDecl.cpp | 119 +- clang/lib/Parse/ParseDeclCXX.cpp | 61 + clang/lib/Parse/ParseExpr.cpp | 304 ++- clang/lib/Parse/ParseExprCXX.cpp | 30 +- clang/lib/Parse/ParseOpenMP.cpp | 6 +- clang/lib/Parse/ParseTemplate.cpp | 10 +- clang/lib/Parse/ParseTentative.cpp | 5 +- clang/lib/Sema/SemaCast.cpp | 2 +- clang/lib/Sema/SemaChecking.cpp | 94 +- clang/lib/Sema/SemaConcept.cpp | 365 +-- clang/lib/Sema/SemaCoroutine.cpp | 4 +- clang/lib/Sema/SemaDecl.cpp | 39 +- clang/lib/Sema/SemaDeclAttr.cpp | 3 +- clang/lib/Sema/SemaDeclCXX.cpp | 28 +- clang/lib/Sema/SemaExpr.cpp | 31 +- clang/lib/Sema/SemaLambda.cpp | 8 +- clang/lib/Sema/SemaOverload.cpp | 255 +- clang/lib/Sema/SemaTemplate.cpp | 5 + clang/lib/Sema/SemaTemplateDeduction.cpp | 24 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 2 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 91 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 4 + clang/lib/Sema/TreeTransform.h | 10 +- clang/lib/Serialization/ASTReaderDecl.cpp | 1 + clang/lib/Serialization/ASTWriterDecl.cpp | 7 +- clang/test/Analysis/bstring.c | 6 + clang/test/CXX/class.derived/class.virtual/p6.cpp | 21 + clang/test/CXX/dcl/dcl.decl/p3.cpp | 35 + .../expr.prim/expr.prim.id/mixed-constraints.cpp | 18 + clang/test/CXX/expr/expr.prim/expr.prim.id/p4.cpp | 58 + .../expr.prim.lambda.closure/p3.cpp | 20 + .../CXX/over/over.match/over.match.best/p1-2a.cpp | 113 + .../CXX/over/over.match/over.match.viable/p3.cpp | 63 + clang/test/CXX/over/over.over/p4-2a.cpp | 61 + .../temp.constr.constr/function-templates.cpp | 5 +- .../temp.constr.constr/non-function-templates.cpp | 16 +- .../temp.constr.constr/partial-specializations.cpp | 12 +- .../temp.constr.decl/class-template-decl.cpp | 12 +- .../temp.constr.decl/func-template-decl.cpp | 10 +- .../temp.constr.decl/var-template-decl.cpp | 8 +- .../class-template-partial-specializations.cpp | 21 +- .../temp.constr.order/function-templates.cpp | 10 +- .../var-template-partial-specializations.cpp | 8 +- clang/test/CXX/temp/temp.explicit/p8.cpp | 22 + clang/test/CodeGen/arm-mve-intrinsics/vld24.c | 42 + clang/test/CodeGen/arm-target-features.c | 28 +- clang/test/CodeGen/builtin-align-array.c | 78 + clang/test/CodeGen/builtin-align-assumption.c | 12 + clang/test/CodeGen/builtin-align.c | 127 + clang/test/CodeGen/mempcpy-libcall.c | 12 + clang/test/CodeGen/ms-inline-asm-64.c | 14 + clang/test/Driver/arm-mfpu.c | 54 +- .../Parser/cxx-concepts-ambig-constraint-expr.cpp | 24 +- clang/test/Parser/cxx-concepts-requires-clause.cpp | 99 +- clang/test/Preprocessor/init.c | 3 +- clang/test/Sema/arm-mve-immediates.c | 93 + clang/test/Sema/builtin-align.c | 133 ++ clang/test/SemaCXX/builtin-align-cxx.cpp | 236 ++ .../SemaTemplate/instantiate-requires-clause.cpp | 31 + compiler-rt/test/cfi/cross-dso/stats.cpp | 8 +- libcxx/include/__config | 4 + libcxx/include/__string | 54 + libcxx/include/string | 4 +- libcxx/src/string.cpp | 4 +- .../function.objects/refwrap/weak_result.pass.cpp | 2 + libcxxabi/CMakeLists.txt | 30 +- libcxxabi/src/demangle/ItaniumDemangle.h | 8 +- libcxxabi/src/demangle/Utility.h | 8 +- libcxxabi/test/CMakeLists.txt | 2 + libcxxabi/test/lit.site.cfg.in | 4 +- lld/ELF/Arch/Hexagon.cpp | 22 + lld/ELF/Relocations.cpp | 4 +- lld/ELF/Target.cpp | 14 +- lld/test/ELF/hexagon-tls-ie.s | 78 + lld/test/ELF/mips-jalr-non-functions.s | 4 +- lldb/CMakeLists.txt | 10 +- lldb/{scripts => bindings}/CMakeLists.txt | 6 +- lldb/{scripts => bindings}/headers.swig | 0 lldb/{scripts => bindings}/interface/SBAddress.i | 2 + .../{scripts => bindings}/interface/SBAttachInfo.i | 0 lldb/{scripts => bindings}/interface/SBBlock.i | 2 + .../{scripts => bindings}/interface/SBBreakpoint.i | 2 + .../interface/SBBreakpointLocation.i | 2 + .../interface/SBBreakpointName.i | 1 + .../interface/SBBroadcaster.i | 0 .../interface/SBCommandInterpreter.i | 0 .../interface/SBCommandReturnObject.i | 2 + .../interface/SBCommunication.i | 0 .../interface/SBCompileUnit.i | 2 + lldb/{scripts => bindings}/interface/SBData.i | 2 + lldb/{scripts => bindings}/interface/SBDebugger.i | 2 + .../interface/SBDeclaration.i | 2 + lldb/{scripts => bindings}/interface/SBError.i | 2 + lldb/{scripts => bindings}/interface/SBEvent.i | 0 .../interface/SBExecutionContext.i | 0 .../interface/SBExpressionOptions.i | 0 lldb/{scripts => bindings}/interface/SBFile.i | 0 lldb/{scripts => bindings}/interface/SBFileSpec.i | 2 + .../interface/SBFileSpecList.i | 0 lldb/{scripts => bindings}/interface/SBFrame.i | 2 + lldb/{scripts => bindings}/interface/SBFunction.i | 2 + lldb/{scripts => bindings}/interface/SBHostOS.i | 0 .../interface/SBInstruction.i | 2 + .../interface/SBInstructionList.i | 2 + .../interface/SBLanguageRuntime.i | 0 .../{scripts => bindings}/interface/SBLaunchInfo.i | 0 lldb/{scripts => bindings}/interface/SBLineEntry.i | 2 + lldb/{scripts => bindings}/interface/SBListener.i | 0 .../interface/SBMemoryRegionInfo.i | 1 + .../interface/SBMemoryRegionInfoList.i | 0 lldb/{scripts => bindings}/interface/SBModule.i | 2 + .../{scripts => bindings}/interface/SBModuleSpec.i | 2 + lldb/{scripts => bindings}/interface/SBPlatform.i | 0 lldb/{scripts => bindings}/interface/SBProcess.i | 2 + .../interface/SBProcessInfo.i | 0 lldb/{scripts => bindings}/interface/SBQueue.i | 0 lldb/{scripts => bindings}/interface/SBQueueItem.i | 0 lldb/{scripts => bindings}/interface/SBSection.i | 2 + .../interface/SBSourceManager.i | 0 lldb/{scripts => bindings}/interface/SBStream.i | 0 .../{scripts => bindings}/interface/SBStringList.i | 0 .../interface/SBStructuredData.i | 0 lldb/{scripts => bindings}/interface/SBSymbol.i | 2 + .../interface/SBSymbolContext.i | 1 + .../interface/SBSymbolContextList.i | 2 + lldb/{scripts => bindings}/interface/SBTarget.i | 16 +- lldb/{scripts => bindings}/interface/SBThread.i | 2 + .../interface/SBThreadCollection.i | 0 .../{scripts => bindings}/interface/SBThreadPlan.i | 0 lldb/{scripts => bindings}/interface/SBTrace.i | 0 .../interface/SBTraceOptions.i | 0 lldb/{scripts => bindings}/interface/SBType.i | 5 + .../interface/SBTypeCategory.i | 2 + .../interface/SBTypeEnumMember.i | 1 + .../{scripts => bindings}/interface/SBTypeFilter.i | 2 + .../{scripts => bindings}/interface/SBTypeFormat.i | 2 + .../interface/SBTypeNameSpecifier.i | 2 + .../interface/SBTypeSummary.i | 2 + .../interface/SBTypeSynthetic.i | 2 + .../interface/SBUnixSignals.i | 0 lldb/{scripts => bindings}/interface/SBValue.i | 2 + lldb/{scripts => bindings}/interface/SBValueList.i | 23 + .../interface/SBVariablesOptions.i | 0 .../{scripts => bindings}/interface/SBWatchpoint.i | 1 + lldb/{scripts => bindings}/interfaces.swig | 5 +- lldb/{scripts/lldb_lua.swig => bindings/lua.swig} | 2 + lldb/bindings/lua/lua-typemaps.swig | 1 + lldb/bindings/macros.swig | 33 + lldb/{scripts/lldb.swig => bindings/python.swig} | 26 +- .../Python => bindings/python}/createPythonInit.py | 0 lldb/bindings/python/python-extensions.swig | 592 +++++ .../python}/python-swigsafecast.swig | 0 .../python}/python-typemaps.swig | 0 .../Python => bindings/python}/python-wrapper.swig | 0 lldb/docs/CMakeLists.txt | 4 +- lldb/include/lldb/Expression/DWARFExpression.h | 9 - lldb/include/lldb/Interpreter/OptionValue.h | 16 +- .../lldb/Interpreter/OptionValueProperties.h | 3 +- lldb/include/lldb/Interpreter/Property.h | 3 +- lldb/include/lldb/Target/Process.h | 3 - lldb/include/lldb/Target/Target.h | 29 +- lldb/include/lldb/lldb-private-interfaces.h | 2 - .../target/create-no-such-arch/TestNoSuchArch.py | 4 +- lldb/scripts/Python/python-extensions.swig | 1109 --------- lldb/source/API/CMakeLists.txt | 8 +- lldb/source/Core/Section.cpp | 23 - lldb/source/Expression/DWARFExpression.cpp | 35 +- lldb/source/Interpreter/OptionValueProperties.cpp | 4 +- lldb/source/Interpreter/Property.cpp | 5 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.cpp | 2 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.h | 2 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 35 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.h | 4 + .../Plugins/SymbolFile/DWARF/DWARFCompileUnit.h | 4 +- .../source/Plugins/SymbolFile/DWARF/DWARFContext.h | 4 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 6 +- .../Plugins/SymbolFile/DWARF/DWARFFormValue.cpp | 95 - .../Plugins/SymbolFile/DWARF/DWARFTypeUnit.h | 4 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 32 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h | 10 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 16 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 8 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 7 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARFDwo.h | 9 - lldb/source/Symbol/Function.cpp | 10 - lldb/source/Symbol/Type.cpp | 11 - lldb/source/Target/Process.cpp | 9 +- lldb/source/Target/Target.cpp | 128 +- .../Lua/Inputs/independent_state.in | 6 + .../Lua/Inputs/nested_sessions.in | 6 + .../Lua/Inputs/nested_sessions_2.in | 2 + .../Lua/convenience_variables.test | 17 + .../ScriptInterpreter/Lua/independent_state.test | 6 + .../ScriptInterpreter/Lua/nested_sessions.test | 12 + .../SymbolFile/DWARF/debug_loc_and_loclists.s | 154 ++ .../tools/debugserver/source/MacOSX/MachProcess.mm | 46 +- llvm/CODE_OWNERS.TXT | 4 + llvm/docs/Phabricator.rst | 25 +- llvm/include/llvm/ADT/StringRef.h | 3 +- llvm/include/llvm/ADT/Triple.h | 12 +- .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 13 + .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 34 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 + llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 5 - llvm/include/llvm/CodeGen/LivePhysRegs.h | 3 + llvm/include/llvm/CodeGen/LowLevelType.h | 9 + llvm/include/llvm/CodeGen/MIRFormatter.h | 83 + llvm/include/llvm/CodeGen/MIRParser/MIParser.h | 4 + llvm/include/llvm/CodeGen/MachineMemOperand.h | 4 +- llvm/include/llvm/CodeGen/MachineOperand.h | 8 +- llvm/include/llvm/CodeGen/PseudoSourceValue.h | 2 + llvm/include/llvm/CodeGen/TargetFrameLowering.h | 7 - llvm/include/llvm/CodeGen/TargetInstrInfo.h | 2 + llvm/include/llvm/CodeGen/TargetLowering.h | 2 +- llvm/include/llvm/IR/IntrinsicsARM.td | 27 +- llvm/include/llvm/IR/ValueHandle.h | 19 + llvm/include/llvm/MC/MCInstrDesc.h | 10 +- llvm/include/llvm/MC/MCParser/MCParsedAsmOperand.h | 4 - llvm/include/llvm/Support/MathExtras.h | 5 + llvm/include/llvm/Support/Memory.h | 11 + llvm/include/llvm/Support/TargetOpcodes.def | 8 +- llvm/include/llvm/Target/GenericOpcodes.td | 20 + llvm/include/llvm/Target/GlobalISel/Target.td | 8 +- llvm/include/llvm/Target/TargetMachine.h | 6 + llvm/include/llvm/Transforms/IPO/Attributor.h | 12 +- .../llvm/Transforms/Scalar/LoopUnrollAndJamPass.h | 7 +- llvm/lib/Analysis/InstructionSimplify.cpp | 9 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 7 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 21 + llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp | 12 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 17 - llvm/lib/CodeGen/LowLevelType.cpp | 29 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 265 ++- llvm/lib/CodeGen/MIRPrinter.cpp | 27 +- llvm/lib/CodeGen/MachineInstr.cpp | 19 +- llvm/lib/CodeGen/MachineOperand.cpp | 57 +- llvm/lib/CodeGen/MachineVerifier.cpp | 26 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 4 - llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 27 +- .../CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 20 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 21 + llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 6 +- llvm/lib/IR/Core.cpp | 4 +- llvm/lib/IR/Verifier.cpp | 2 +- llvm/lib/MC/MCParser/AsmParser.cpp | 6 +- llvm/lib/Passes/PassBuilder.cpp | 3 +- llvm/lib/Passes/PassRegistry.def | 2 +- llvm/lib/Support/APFloat.cpp | 5 +- llvm/lib/Support/ARMTargetParser.cpp | 2 - llvm/lib/Support/StringRef.cpp | 8 +- llvm/lib/Support/Triple.cpp | 270 ++- llvm/lib/Support/Unix/Memory.inc | 6 +- llvm/lib/Support/Windows/Memory.inc | 8 +- .../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 24 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 436 +--- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 6 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 2 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 +- llvm/lib/Target/AArch64/AArch64InstrFormats.td | 16 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 2 - llvm/lib/Target/AArch64/AArch64InstrInfo.td | 12 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 278 ++- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 2 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 21 +- .../lib/Target/AArch64/AArch64SelectionDAGInfo.cpp | 18 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 16 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 60 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 18 +- llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 128 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 5 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 2 +- llvm/lib/Target/AMDGPU/BUFInstructions.td | 4 +- llvm/lib/Target/AMDGPU/DSInstructions.td | 6 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 4 +- llvm/lib/Target/AMDGPU/R600Instructions.td | 25 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 59 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 53 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.h | 2 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 15 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 16 + llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 9 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 2 +- llvm/lib/Target/LLVMBuild.txt | 1 + llvm/lib/Target/Lanai/LanaiISelLowering.cpp | 2 +- llvm/lib/Target/Lanai/LanaiISelLowering.h | 2 +- llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 12 +- llvm/lib/Target/Mips/MipsISelLowering.cpp | 2 +- llvm/lib/Target/Mips/MipsISelLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 4 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 7 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 36 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 2 +- llvm/lib/Target/Sparc/SparcISelLowering.cpp | 2 +- llvm/lib/Target/Sparc/SparcISelLowering.h | 2 +- llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp | 5 +- llvm/lib/Target/TargetMachine.cpp | 5 +- llvm/lib/Target/VE/CMakeLists.txt | 8 + llvm/lib/Target/VE/LLVMBuild.txt | 33 + llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 3 + llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 22 + llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 19 + llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.h | 27 + llvm/lib/Target/VE/TargetInfo/CMakeLists.txt | 3 + llvm/lib/Target/VE/TargetInfo/LLVMBuild.txt | 22 + llvm/lib/Target/VE/TargetInfo/VETargetInfo.cpp | 23 + llvm/lib/Target/VE/VE.h | 19 + llvm/lib/Target/VE/VETargetMachine.cpp | 62 + llvm/lib/Target/VE/VETargetMachine.h | 31 + llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 9 - llvm/lib/Target/X86/AsmParser/X86Operand.h | 3 - llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 3 + llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.h | 2 +- llvm/lib/Target/X86/X86InstrControl.td | 23 +- llvm/lib/Target/X86/X86InstrInfo.td | 48 +- llvm/lib/Target/X86/X86ScheduleZnver2.td | 1548 ++++++++++++ llvm/lib/Transforms/IPO/Attributor.cpp | 124 +- .../InstCombine/InstCombineMulDivRem.cpp | 8 + .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 104 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 187 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 14 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 63 +- .../test/Analysis/ScalarEvolution/range_nw_flag.ll | 19 + .../CodeGen/AArch64/GlobalISel/legalize-undef.mir | 19 +- .../GlobalISel/load-wro-addressing-modes.mir | 431 ++++ .../AArch64/GlobalISel/opt-shuffle-splat.mir | 52 + .../GlobalISel/store-wro-addressing-modes.mir | 52 + llvm/test/CodeGen/AArch64/arm64-rev.ll | 6 +- llvm/test/CodeGen/AArch64/settag-merge.ll | 214 -- llvm/test/CodeGen/AArch64/settag-merge.mir | 83 - llvm/test/CodeGen/AArch64/settag.ll | 17 +- .../AArch64/stack-tagging-unchecked-ld-st.ll | 7 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 113 + .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 132 ++ .../GlobalISel/inst-select-amdgcn.ds.swizzle.mir | 46 + .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 6 +- .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 6 +- .../GlobalISel/inst-select-pattern-smed3.mir | 140 ++ .../GlobalISel/inst-select-pattern-smed3.s16.mir | 168 ++ .../GlobalISel/inst-select-pattern-umed3.mir | 140 ++ .../GlobalISel/inst-select-pattern-umed3.s16.mir | 168 ++ .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 6 +- .../GlobalISel/irtranslator-function-args.ll | 130 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 52 +- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 54 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 68 +- .../llvm.amdgcn.raw.buffer.store.format.f16.ll | 44 +- .../llvm.amdgcn.raw.buffer.store.format.f32.ll | 24 +- .../GlobalISel/llvm.amdgcn.raw.buffer.store.ll | 66 +- .../CodeGen/AMDGPU/GlobalISel/read_register.ll | 2 + .../regbankselect-amdgcn.image.load.1d.ll | 8 +- .../regbankselect-amdgcn.image.sample.1d.ll | 10 +- .../regbankselect-amdgcn.raw.buffer.load.ll | 10 +- .../regbankselect-amdgcn.struct.buffer.load.ll | 10 +- .../regbankselect-amdgcn.struct.buffer.store.ll | 10 +- .../AMDGPU/buffer-intrinsics-mmo-offsets.ll | 200 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll | 2 +- .../test/CodeGen/ARM/softfp-constant-comparison.ll | 2 +- .../delay-slot-filler-bundled-insts-def-use.mir | 104 + llvm/test/CodeGen/PowerPC/combine-fneg.ll | 11 +- llvm/test/CodeGen/PowerPC/fma-combine.ll | 42 +- llvm/test/CodeGen/PowerPC/fold-rlwinm.mir | 21 +- llvm/test/CodeGen/PowerPC/qpx-recipest.ll | 4 +- llvm/test/CodeGen/PowerPC/recipest.ll | 4 +- llvm/test/CodeGen/PowerPC/repeated-fp-divisors.ll | 4 +- llvm/test/CodeGen/SystemZ/not-01.ll | 26 + .../LowOverheadLoops/dont-remove-loop-update.mir | 2 +- .../LowOverheadLoops/dont-remove-loop-update2.mir | 2 +- .../LowOverheadLoops/dont-remove-loop-update3.mir | 2 +- .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 2 +- .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 2 +- llvm/test/CodeGen/VE/lit.local.cfg | 2 + llvm/test/CodeGen/VE/target_support.ll | 2 + llvm/test/CodeGen/X86/avg.ll | 12 +- llvm/test/CodeGen/X86/copy-eflags-liveinlists.mir | 92 + llvm/test/CodeGen/X86/fp128-compare.ll | 66 +- llvm/test/CodeGen/X86/fp128-libcalls-strict.ll | 166 ++ llvm/test/CodeGen/X86/pr34657.ll | 13 +- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 95 +- llvm/test/CodeGen/X86/vector-interleave.ll | 190 ++ llvm/test/CodeGen/X86/x86-interleaved-access.ll | 76 +- llvm/test/MC/X86/x86_long_nop.s | 2 + llvm/test/MachineVerifier/live-ins-01.mir | 57 + llvm/test/MachineVerifier/live-ins-02.mir | 32 + llvm/test/MachineVerifier/live-ins-03.mir | 36 + .../TableGen/Common/GlobalISelEmitterCommon.td | 4 + .../TableGen/GlobalISelEmitter-SDNodeXForm-timm.td | 37 + .../GlobalISelEmitter-immarg-literal-pattern.td | 62 + llvm/test/TableGen/GlobalISelEmitter.td | 5 +- .../Attributor/ArgumentPromotion/crash.ll | 8 - .../Attributor/ArgumentPromotion/fp80.ll | 2 - .../ArgumentPromotion/live_called_from_dead.ll | 2 +- .../ArgumentPromotion/nonzero-address-spaces.ll | 2 - .../Attributor/IPConstantProp/recursion.ll | 2 - .../Attributor/IPConstantProp/return-constant.ll | 2 - llvm/test/Transforms/Attributor/liveness.ll | 103 +- llvm/test/Transforms/Attributor/noreturn_async.ll | 4 +- .../Transforms/Attributor/undefined_behavior.ll | 10 + llvm/test/Transforms/InstCombine/fdiv.ll | 6 +- llvm/test/Transforms/InstSimplify/select.ll | 9 +- .../test/Transforms/LoopUnroll/ARM/mve-nounroll.ll | 49 + .../Transforms/LoopUnrollAndJam/dependencies.ll | 1 + llvm/test/Transforms/LoopUnrollAndJam/disable.ll | 1 + .../Transforms/LoopUnrollAndJam/pragma-explicit.ll | 1 + .../Transforms/LoopUnrollAndJam/unroll-and-jam.ll | 1 + .../Transforms/LoopVectorize/ARM/mve-shiftcost.ll | 2 +- llvm/test/Transforms/LoopVectorize/ARM/mve-vldn.ll | 2 +- .../ARM/tail-folding-counting-down.ll | 47 + .../LoopVectorize/tail-folding-counting-down.ll | 42 + .../bigger-expressions-double.ll | 236 +- .../LowerMatrixIntrinsics/propagate-backward.ll | 96 + .../propagate-backwards-unsupported.ll | 135 ++ .../propagate-multiple-iterations.ll | 84 + .../tools/llvm-mca/X86/Generic/resources-clzero.s | 6 +- .../tools/llvm-mca/X86/Znver1/resources-clzero.s | 6 +- .../llvm-mca/X86/Znver2/partial-reg-update-2.s | 47 + .../llvm-mca/X86/Znver2/partial-reg-update-3.s | 91 + .../llvm-mca/X86/Znver2/partial-reg-update-4.s | 94 + .../llvm-mca/X86/Znver2/partial-reg-update-5.s | 70 + .../llvm-mca/X86/Znver2/partial-reg-update-6.s | 88 + .../llvm-mca/X86/Znver2/partial-reg-update-7.s | 51 + .../tools/llvm-mca/X86/Znver2/partial-reg-update.s | 47 + .../test/tools/llvm-mca/X86/Znver2/resources-adx.s | 61 + .../test/tools/llvm-mca/X86/Znver2/resources-aes.s | 76 + .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 2436 +++++++++++++++++++ .../tools/llvm-mca/X86/Znver2/resources-avx2.s | 1086 +++++++++ .../tools/llvm-mca/X86/Znver2/resources-bmi1.s | 125 + .../tools/llvm-mca/X86/Znver2/resources-bmi2.s | 146 ++ .../llvm-mca/X86/Znver2/resources-clflushopt.s | 38 + .../tools/llvm-mca/X86/Znver2/resources-clzero.s | 38 + .../tools/llvm-mca/X86/Znver2/resources-cmov.s | 328 +++ .../tools/llvm-mca/X86/Znver2/resources-cmpxchg.s | 41 + .../tools/llvm-mca/X86/Znver2/resources-f16c.s | 62 + .../test/tools/llvm-mca/X86/Znver2/resources-fma.s | 706 ++++++ .../tools/llvm-mca/X86/Znver2/resources-fsgsbase.s | 62 + .../test/tools/llvm-mca/X86/Znver2/resources-lea.s | 442 ++++ .../tools/llvm-mca/X86/Znver2/resources-lzcnt.s | 55 + .../test/tools/llvm-mca/X86/Znver2/resources-mmx.s | 398 ++++ .../tools/llvm-mca/X86/Znver2/resources-movbe.s | 55 + .../tools/llvm-mca/X86/Znver2/resources-mwaitx.s | 41 + .../tools/llvm-mca/X86/Znver2/resources-pclmul.s | 41 + .../tools/llvm-mca/X86/Znver2/resources-popcnt.s | 55 + .../llvm-mca/X86/Znver2/resources-prefetchw.s | 41 + .../tools/llvm-mca/X86/Znver2/resources-rdrand.s | 44 + .../tools/llvm-mca/X86/Znver2/resources-rdseed.s | 44 + .../test/tools/llvm-mca/X86/Znver2/resources-sha.s | 83 + .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 466 ++++ .../tools/llvm-mca/X86/Znver2/resources-sse2.s | 965 ++++++++ .../tools/llvm-mca/X86/Znver2/resources-sse3.s | 109 + .../tools/llvm-mca/X86/Znver2/resources-sse41.s | 371 +++ .../tools/llvm-mca/X86/Znver2/resources-sse42.s | 104 + .../tools/llvm-mca/X86/Znver2/resources-sse4a.s | 55 + .../tools/llvm-mca/X86/Znver2/resources-ssse3.s | 258 ++ .../tools/llvm-mca/X86/Znver2/resources-x86_32.s | 83 + .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 2481 ++++++++++++++++++++ .../test/tools/llvm-mca/X86/Znver2/resources-x87.s | 526 +++++ llvm/test/tools/llvm-mca/X86/bextr-read-after-ld.s | 4 + llvm/test/tools/llvm-mca/X86/bzhi-read-after-ld.s | 2 + llvm/test/tools/llvm-mca/X86/cpus.s | 6 + .../test/tools/llvm-mca/X86/fma3-read-after-ld-1.s | 2 + .../test/tools/llvm-mca/X86/fma3-read-after-ld-2.s | 2 + llvm/test/tools/llvm-mca/X86/read-after-ld-1.s | 18 + llvm/test/tools/llvm-mca/X86/read-after-ld-2.s | 56 + .../tools/llvm-mca/X86/register-file-statistics.s | 11 + .../tools/llvm-mca/X86/scheduler-queue-usage.s | 7 + .../test/tools/llvm-mca/X86/sqrt-rsqrt-rcp-memop.s | 33 + .../llvm-mca/X86/variable-blend-read-after-ld-1.s | 20 + .../llvm-mca/X86/variable-blend-read-after-ld-2.s | 21 + llvm/unittests/ADT/APFloatTest.cpp | 11 +- llvm/unittests/ADT/TripleTest.cpp | 15 + llvm/unittests/CodeGen/MachineOperandTest.cpp | 2 +- llvm/unittests/Support/ProcessTest.cpp | 38 + llvm/utils/TableGen/CodeGenDAGPatterns.h | 6 - llvm/utils/TableGen/CodeGenInstruction.cpp | 22 +- llvm/utils/TableGen/CodeGenInstruction.h | 12 +- llvm/utils/TableGen/CodeGenIntrinsics.h | 2 + llvm/utils/TableGen/CodeGenTarget.cpp | 6 + llvm/utils/TableGen/GlobalISelEmitter.cpp | 116 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 5 + llvm/utils/TableGen/X86RecognizableInstr.cpp | 82 +- llvm/utils/gdb-scripts/prettyprinters.py | 2 +- mlir/include/mlir/Dialect/GPU/GPUDialect.h | 5 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 4 + mlir/include/mlir/Dialect/GPU/MemoryPromotion.h | 29 + mlir/include/mlir/IR/Attributes.h | 19 + mlir/include/mlir/IR/Block.h | 5 + mlir/lib/Conversion/LinalgToLLVM/CMakeLists.txt | 1 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 234 +- mlir/lib/Dialect/GPU/CMakeLists.txt | 20 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 18 + .../lib/Dialect/GPU/Transforms/MemoryPromotion.cpp | 173 ++ mlir/lib/IR/AsmPrinter.cpp | 2347 +++++++++--------- mlir/lib/IR/Attributes.cpp | 3 +- mlir/lib/IR/Block.cpp | 14 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 101 + mlir/test/Dialect/GPU/promotion.mlir | 119 + mlir/test/EDSC/builder-api-test.cpp | 7 +- mlir/test/Transforms/canonicalize.mlir | 10 +- mlir/test/lib/Transforms/CMakeLists.txt | 3 + .../test/lib/Transforms/TestGpuMemoryPromotion.cpp | 40 + mlir/test/mlir-cpu-runner/CMakeLists.txt | 2 +- mlir/test/mlir-cpu-runner/cblas_interface.cpp | 1 + mlir/test/mlir-cpu-runner/include/cblas.h | 6 +- .../test/mlir-cpu-runner/include/cblas_interface.h | 58 + .../mlir-cpu-runner/include/mlir_runner_utils.h | 6 +- mlir/unittests/IR/AttributeTest.cpp | 10 + 566 files changed, 27249 insertions(+), 5914 deletions(-) create mode 100644 clang/include/clang/Sema/SemaConcept.h create mode 100644 clang/test/CXX/class.derived/class.virtual/p6.cpp create mode 100644 clang/test/CXX/dcl/dcl.decl/p3.cpp create mode 100644 clang/test/CXX/expr/expr.prim/expr.prim.id/mixed-constraints.cpp create mode 100644 clang/test/CXX/expr/expr.prim/expr.prim.id/p4.cpp create mode 100644 clang/test/CXX/expr/expr.prim/expr.prim.lambda/expr.prim.lambda [...] create mode 100644 clang/test/CXX/over/over.match/over.match.best/p1-2a.cpp create mode 100644 clang/test/CXX/over/over.match/over.match.viable/p3.cpp create mode 100644 clang/test/CXX/over/over.over/p4-2a.cpp create mode 100644 clang/test/CXX/temp/temp.explicit/p8.cpp create mode 100644 clang/test/CodeGen/builtin-align-array.c create mode 100644 clang/test/CodeGen/builtin-align-assumption.c create mode 100644 clang/test/CodeGen/builtin-align.c create mode 100644 clang/test/CodeGen/mempcpy-libcall.c create mode 100644 clang/test/Sema/builtin-align.c create mode 100644 clang/test/SemaCXX/builtin-align-cxx.cpp create mode 100644 clang/test/SemaTemplate/instantiate-requires-clause.cpp create mode 100644 lld/test/ELF/hexagon-tls-ie.s rename lldb/{scripts => bindings}/CMakeLists.txt (93%) rename lldb/{scripts => bindings}/headers.swig (100%) rename lldb/{scripts => bindings}/interface/SBAddress.i (99%) rename lldb/{scripts => bindings}/interface/SBAttachInfo.i (100%) rename lldb/{scripts => bindings}/interface/SBBlock.i (99%) rename lldb/{scripts => bindings}/interface/SBBreakpoint.i (99%) rename lldb/{scripts => bindings}/interface/SBBreakpointLocation.i (97%) rename lldb/{scripts => bindings}/interface/SBBreakpointName.i (98%) rename lldb/{scripts => bindings}/interface/SBBroadcaster.i (100%) rename lldb/{scripts => bindings}/interface/SBCommandInterpreter.i (100%) rename lldb/{scripts => bindings}/interface/SBCommandReturnObject.i (98%) rename lldb/{scripts => bindings}/interface/SBCommunication.i (100%) rename lldb/{scripts => bindings}/interface/SBCompileUnit.i (99%) rename lldb/{scripts => bindings}/interface/SBData.i (99%) rename lldb/{scripts => bindings}/interface/SBDebugger.i (99%) rename lldb/{scripts => bindings}/interface/SBDeclaration.i (97%) rename lldb/{scripts => bindings}/interface/SBError.i (99%) rename lldb/{scripts => bindings}/interface/SBEvent.i (100%) rename lldb/{scripts => bindings}/interface/SBExecutionContext.i (100%) rename lldb/{scripts => bindings}/interface/SBExpressionOptions.i (100%) rename lldb/{scripts => bindings}/interface/SBFile.i (100%) rename lldb/{scripts => bindings}/interface/SBFileSpec.i (98%) rename lldb/{scripts => bindings}/interface/SBFileSpecList.i (100%) rename lldb/{scripts => bindings}/interface/SBFrame.i (99%) rename lldb/{scripts => bindings}/interface/SBFunction.i (99%) rename lldb/{scripts => bindings}/interface/SBHostOS.i (100%) rename lldb/{scripts => bindings}/interface/SBInstruction.i (98%) rename lldb/{scripts => bindings}/interface/SBInstructionList.i (98%) rename lldb/{scripts => bindings}/interface/SBLanguageRuntime.i (100%) rename lldb/{scripts => bindings}/interface/SBLaunchInfo.i (100%) rename lldb/{scripts => bindings}/interface/SBLineEntry.i (98%) rename lldb/{scripts => bindings}/interface/SBListener.i (100%) rename lldb/{scripts => bindings}/interface/SBMemoryRegionInfo.i (96%) rename lldb/{scripts => bindings}/interface/SBMemoryRegionInfoList.i (100%) rename lldb/{scripts => bindings}/interface/SBModule.i (99%) rename lldb/{scripts => bindings}/interface/SBModuleSpec.i (97%) rename lldb/{scripts => bindings}/interface/SBPlatform.i (100%) rename lldb/{scripts => bindings}/interface/SBProcess.i (99%) rename lldb/{scripts => bindings}/interface/SBProcessInfo.i (100%) rename lldb/{scripts => bindings}/interface/SBQueue.i (100%) rename lldb/{scripts => bindings}/interface/SBQueueItem.i (100%) rename lldb/{scripts => bindings}/interface/SBSection.i (99%) rename lldb/{scripts => bindings}/interface/SBSourceManager.i (100%) rename lldb/{scripts => bindings}/interface/SBStream.i (100%) rename lldb/{scripts => bindings}/interface/SBStringList.i (100%) rename lldb/{scripts => bindings}/interface/SBStructuredData.i (100%) rename lldb/{scripts => bindings}/interface/SBSymbol.i (99%) rename lldb/{scripts => bindings}/interface/SBSymbolContext.i (99%) rename lldb/{scripts => bindings}/interface/SBSymbolContextList.i (99%) rename lldb/{scripts => bindings}/interface/SBTarget.i (98%) rename lldb/{scripts => bindings}/interface/SBThread.i (99%) rename lldb/{scripts => bindings}/interface/SBThreadCollection.i (100%) rename lldb/{scripts => bindings}/interface/SBThreadPlan.i (100%) rename lldb/{scripts => bindings}/interface/SBTrace.i (100%) rename lldb/{scripts => bindings}/interface/SBTraceOptions.i (100%) rename lldb/{scripts => bindings}/interface/SBType.i (98%) rename lldb/{scripts => bindings}/interface/SBTypeCategory.i (99%) rename lldb/{scripts => bindings}/interface/SBTypeEnumMember.i (97%) rename lldb/{scripts => bindings}/interface/SBTypeFilter.i (95%) rename lldb/{scripts => bindings}/interface/SBTypeFormat.i (95%) rename lldb/{scripts => bindings}/interface/SBTypeNameSpecifier.i (94%) rename lldb/{scripts => bindings}/interface/SBTypeSummary.i (97%) rename lldb/{scripts => bindings}/interface/SBTypeSynthetic.i (95%) rename lldb/{scripts => bindings}/interface/SBUnixSignals.i (100%) rename lldb/{scripts => bindings}/interface/SBValue.i (99%) rename lldb/{scripts => bindings}/interface/SBValueList.i (85%) rename lldb/{scripts => bindings}/interface/SBVariablesOptions.i (100%) rename lldb/{scripts => bindings}/interface/SBWatchpoint.i (96%) rename lldb/{scripts => bindings}/interfaces.swig (99%) rename lldb/{scripts/lldb_lua.swig => bindings/lua.swig} (85%) create mode 100644 lldb/bindings/lua/lua-typemaps.swig create mode 100644 lldb/bindings/macros.swig rename lldb/{scripts/lldb.swig => bindings/python.swig} (88%) rename lldb/{scripts/Python => bindings/python}/createPythonInit.py (100%) create mode 100644 lldb/bindings/python/python-extensions.swig rename lldb/{scripts/Python => bindings/python}/python-swigsafecast.swig (100%) rename lldb/{scripts/Python => bindings/python}/python-typemaps.swig (100%) rename lldb/{scripts/Python => bindings/python}/python-wrapper.swig (100%) delete mode 100644 lldb/scripts/Python/python-extensions.swig create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/Inputs/independent_state.in create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/Inputs/nested_sessions.in create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/Inputs/nested_sessions_2.in create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/convenience_variables.test create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/independent_state.test create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/nested_sessions.test create mode 100644 lldb/test/Shell/SymbolFile/DWARF/debug_loc_and_loclists.s create mode 100644 llvm/include/llvm/CodeGen/MIRFormatter.h create mode 100644 llvm/lib/Target/VE/CMakeLists.txt create mode 100644 llvm/lib/Target/VE/LLVMBuild.txt create mode 100644 llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt create mode 100644 llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt create mode 100644 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp create mode 100644 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.h create mode 100644 llvm/lib/Target/VE/TargetInfo/CMakeLists.txt create mode 100644 llvm/lib/Target/VE/TargetInfo/LLVMBuild.txt create mode 100644 llvm/lib/Target/VE/TargetInfo/VETargetInfo.cpp create mode 100644 llvm/lib/Target/VE/VE.h create mode 100644 llvm/lib/Target/VE/VETargetMachine.cpp create mode 100644 llvm/lib/Target/VE/VETargetMachine.h create mode 100644 llvm/lib/Target/X86/X86ScheduleZnver2.td create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/load-wro-addressing-modes.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/store-wro-addressing-modes.mir delete mode 100644 llvm/test/CodeGen/AArch64/settag-merge.ll delete mode 100644 llvm/test/CodeGen/AArch64/settag-merge.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-add.s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.ds.swizzle.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-smed3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-smed3.s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-umed3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-umed3.s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/read_register.ll create mode 100644 llvm/test/CodeGen/Mips/delay-slot-filler-bundled-insts-def-use.mir create mode 100644 llvm/test/CodeGen/VE/lit.local.cfg create mode 100644 llvm/test/CodeGen/VE/target_support.ll create mode 100644 llvm/test/CodeGen/X86/copy-eflags-liveinlists.mir create mode 100644 llvm/test/MachineVerifier/live-ins-01.mir create mode 100644 llvm/test/MachineVerifier/live-ins-02.mir create mode 100644 llvm/test/MachineVerifier/live-ins-03.mir create mode 100644 llvm/test/TableGen/GlobalISelEmitter-SDNodeXForm-timm.td create mode 100644 llvm/test/TableGen/GlobalISelEmitter-immarg-literal-pattern.td create mode 100644 llvm/test/Transforms/LoopVectorize/ARM/tail-folding-counting-down.ll create mode 100644 llvm/test/Transforms/LoopVectorize/tail-folding-counting-down.ll create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/propagate-backward.ll create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/propagate-backwards- [...] create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/propagate-multiple-i [...] create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-2.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-3.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-4.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-5.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-6.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update-7.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/partial-reg-update.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-adx.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-aes.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-avx1.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-avx2.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-bmi1.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-bmi2.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-clflushopt.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-clzero.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-cmov.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-cmpxchg.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-f16c.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-fma.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-fsgsbase.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-lea.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-lzcnt.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-mmx.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-movbe.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-mwaitx.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-pclmul.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-popcnt.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-prefetchw.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-rdrand.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-rdseed.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sha.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse1.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse2.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse3.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse41.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse42.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-sse4a.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-ssse3.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-x86_32.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-x86_64.s create mode 100644 llvm/test/tools/llvm-mca/X86/Znver2/resources-x87.s create mode 100644 mlir/include/mlir/Dialect/GPU/MemoryPromotion.h create mode 100644 mlir/lib/Dialect/GPU/Transforms/MemoryPromotion.cpp create mode 100644 mlir/test/Dialect/GPU/promotion.mlir create mode 100644 mlir/test/lib/Transforms/TestGpuMemoryPromotion.cpp create mode 100644 mlir/test/mlir-cpu-runner/include/cblas_interface.h