Hi,
I have noticed an odd behavior in hackbench test, when developing some
enhancements for thermal subsystem.
It is present on ARM64 big.LITTLE (4b+4l) SoC.
When hackbench runs normally after system reboot, it takes ~11sec to finish.
When the module (which has locking present) is loaded and unloaded,
time-to-finish is around ~6sec.
The module tries to mimic the thermal framework, so everyone can experiment
on local system without the need of thermal configuration.
The test scenario and results are described in patch 1/3.
Patch 3/3 is to narrow down the issue - mutex_unlock() call.
Please apply only patch 1 and 2 and give it a try.
You should see the speed-up 11s -> 6s.
Then apply patch 3, rebuild the module, reboot the system, load the module,
and run the test again (there should not be any improvements 11s -> 11s).
I have noticed that the sequence: load the module, unload, run the test,
also gives the speed-up. So there is no need to constantly touch the mutexes
in the background.
Any comments are welcome, esspecially for Will or Mark who where implementing
low-level atomic stuff for mutexes.
Tested on a few kernels (tag 4.18-rc6, EAS-next-integration_20180817_0000,
some stable 4.14.x) and all are affected.
Ypu can experiment with this kernel:
EAS kernel
branch: eas/next/integration_20180817_0000
also check tag: v4.18-rc6
url: http://linux-arm.org/git?p=linux-power.git;a=shortlog;h=refs/heads/eas/next…
Regards,
Lukasz Luba
Lukasz Luba (3):
drivers: base: add test module hackbench speedup
drivers: base: add hackbench_speedup as a module
drivers: hackbench_speedup: remove locking
drivers/base/Makefile | 1 +
drivers/base/hackbench_speedup.c | 148 +++++++++++++++++++++++++++++++++++++++
2 files changed, 149 insertions(+)
create mode 100644 drivers/base/hackbench_speedup.c
--
2.7.4
Hello,
Hope you are doing well!
I'm trying to figure out if you are interested in procuring an Attendees
contact list of " Arm TechCon 2018" and there will be a cost associated
with the list.
Attendees:
. ASIC/FPGA Engineers
. Chief Hacker/Wizard
. Chip Architects & Designers
. CIO/CTO/CSO/CISO
. IT Directors and Managers
. Manager of E-Business/E-Commerce
. Design & Development Engineers
. Embedded Software Engineers
. Hardware Engineers
. OEM System Designer
. Operator/Carrier
. Software Architects Developers & Engineers
. App and Game Developers
. System Design and Processor Design Engineers
. System Architect, Systems Analyst
. VP/Director of Hardware Engineering
. VP/Director of Software Engineering
This list comes with full contact details like: Contact Name, Title, Company
Name, Size, Physical Address, Opt-In Email address, Phone & Fax numbers and
etc.
Please let me know your interest to send you the number of attendees and
cost for your review.
Looking forward for your response.
Thanks & Regards,
Maria.garcia
If you wish to not to receive further emails, change the subject line to
Unsubscribe
Hi ARM folks!
I have some work to do with EAS + IPA.
I have a platform with arm64 4 big + 4 LITTLE that will
hopefully get EAS and IPA (when I solve some thermal issues).
Unfortunately, in this SoC and code we don't have idle states
(new SoCs will just get normal psci support).
I run different kernel versions, also your latest integration-next
(after dropping whole /drivers/usb because the changes in that branch
broke it).
Have you ever tried to evaluate EAS on a platform which has only WFI
idle? Do you know what could be the impact on the EAS?
I have some other thought and issues to discuss regarding EAS
(migrations, load balancing, etc) but this question regarding idle is
probably fundamental.
Cheers,
Lukasz Luba