Adding Catalin..
On 5 May 2014 11:11, Panshilin (Peter) <peter.panshilin(a)hisilicon.com> wrote:
>
>
> ________________________________________
> 发件人: linaro-kernel-bounces(a)lists.linaro.org [linaro-kernel-bounces(a)lists.linaro.org] 代表 Rajan Srivastava [rajan_srivastava(a)hotmail.com]
> 发送时间: 2014年4月30日 15:44
> 收件人: linaro-kernel(a)lists.linaro.org
> 主题: ARMv8: Allowing user space to perform cache-maintenance
>
> ARMv8 allows AArch64-EL0 to execute cache maintenance instructions (eg, by setting SCTLR_EL1.UCI). It looks like the current ARMv8 kernel doesn't support the above feature.
>
> Is there any plan in Linux for allowing AArch64_EL0 to perform cache-line operations?
>
> Regards,
> Rajan
>
>
> _______________________________________________
> linaro-kernel mailing list
> linaro-kernel(a)lists.linaro.org
> http://lists.linaro.org/mailman/listinfo/linaro-kernel
> _______________________________________________
> linaro-kernel mailing list
> linaro-kernel(a)lists.linaro.org
> http://lists.linaro.org/mailman/listinfo/linaro-kernel
________________________________________
发件人: linaro-kernel-bounces(a)lists.linaro.org [linaro-kernel-bounces(a)lists.linaro.org] 代表 Rajan Srivastava [rajan_srivastava(a)hotmail.com]
发送时间: 2014年4月30日 15:44
收件人: linaro-kernel(a)lists.linaro.org
主题: ARMv8: Allowing user space to perform cache-maintenance
ARMv8 allows AArch64-EL0 to execute cache maintenance instructions (eg, by setting SCTLR_EL1.UCI). It looks like the current ARMv8 kernel doesn't support the above feature.
Is there any plan in Linux for allowing AArch64_EL0 to perform cache-line operations?
Regards,
Rajan
_______________________________________________
linaro-kernel mailing list
linaro-kernel(a)lists.linaro.org
http://lists.linaro.org/mailman/listinfo/linaro-kernel
Hi,
We are trying a write a bare metal test code for Switching tasks from A15 Core to A7 core.
As of now we have this article to start with https://lwn.net/Articles/481055/.
Can the list help us in
a) Where (file/directory ) in Linux kernel code that does the switching code (arch specific) for 5420 ?
b) Any test cases for big little on 5420 ?
-Regards
armdev team
This patchset provides three patches for the basis to integrate cpuidle with
the scheduler.
The first patch is a cleanup.
The second one adds the sched balance option as requested by Ingo.
The third one stores the idle state a cpu is and adds a rcu_barrier() to
prevent races when using the pointed object.
This patchset is based on top of v3.15-rc2.
This patchset does not modify the behavior of the scheduler.
Taking into account the cpuidle information from the scheduler will be
posted in a separate patchset in order to keep focused on the right decisions
the scheduler should take regarding the policy vs idle parameters.
Daniel Lezcano (3):
sched: idle: Encapsulate the code to compile it out
sched: idle: Add sched balance option
sched: idle: Store the idle state the cpu is
drivers/cpuidle/cpuidle.c | 6 ++
include/linux/sched/sysctl.h | 14 ++++
kernel/sched/fair.c | 92 ++++++++++++++++++++++-
kernel/sched/idle.c | 169 +++++++++++++++++++++++-------------------
kernel/sched/sched.h | 5 ++
kernel/sysctl.c | 11 +++
6 files changed, 220 insertions(+), 77 deletions(-)
--
1.7.9.5