September 2022 - Linux-stable-mirror

Re: [PATCH 5.19 00/39] 5.19.11-rc2 review

by Ronald Warsow

hallo Greg 5.19.11-rc2 compiles [*], boots and runs here on x86_64 (Intel i5-11400, Fedora 37 Beta) Thanks [*] I see the following vmlinux.o: warning: objtool: entry_SYSCALL_compat+0x0: ANNOTATE_NOENDBR on ENDBR since 2 or 3 stable releases and in 6.0-rc6 too. anyway all seems fine. Tested-by: Ronald Warsow <rwarsow(a)gmx.de>

2 years, 1 month

1
0
0 0

[PATCH v2] x86/platform/uv: Dont use smp_processor_id while preemptible

by Mike Travis

To avoid a "BUG: using smp_processor_id() in preemptible" debug warning message, disable preemption around use of the processor id. This code sequence merely decides which portal that this CPU uses to read the RTC. It does this to avoid thrashing the cache but even if preempted it still reads the same time from the single RTC clock. Signed-off-by: Mike Travis <mike.travis(a)hpe.com> Reviewed-by: Steve Wahl <steve.wahl(a)hpe.com> Reviewed-by: Dimitri Sivanich <dimitri.sivanich(a)hpe.com> Cc: stable(a)vger.kernel.org --- v2: modify patch description, add Cc:stable tag --- arch/x86/platform/uv/uv_time.c | 9 ++++++--- 1 file changed, 6 insertions(+), 3 deletions(-) diff --git a/arch/x86/platform/uv/uv_time.c b/arch/x86/platform/uv/uv_time.c index 54663f3e00cb..094190814a28 100644 --- a/arch/x86/platform/uv/uv_time.c +++ b/arch/x86/platform/uv/uv_time.c @@ -275,14 +275,17 @@ static int uv_rtc_unset_timer(int cpu, int force) */ static u64 uv_read_rtc(struct clocksource *cs) { - unsigned long offset; + unsigned long offset, time; + unsigned int cpu = get_cpu(); if (uv_get_min_hub_revision_id() == 1) offset = 0; else - offset = (uv_blade_processor_id() * L1_CACHE_BYTES) % PAGE_SIZE; + offset = (uv_cpu_blade_processor_id(cpu) * L1_CACHE_BYTES) % PAGE_SIZE; - return (u64)uv_read_local_mmr(UVH_RTC | offset); + time = (u64)uv_read_local_mmr(UVH_RTC | offset); + put_cpu(); + return time; } /* -- 2.26.2

2 years, 1 month

2
1
0 0

[PATCH v5] arm64: mte: move register initialization to C

by Evgenii Stepanov

From: Peter Collingbourne <pcc(a)google.com> If FEAT_MTE2 is disabled via the arm64.nomte command line argument on a CPU that claims to support FEAT_MTE2, the kernel will use Tagged Normal in the MAIR. If we interpret arm64.nomte to mean that the CPU does not in fact implement FEAT_MTE2, setting the system register like this may lead to UNSPECIFIED behavior. Fix it by arranging for MAIR to be set in the C function cpu_enable_mte which is called based on the sanitized version of the system register. There is no need for the rest of the MTE-related system register initialization to happen from assembly, with the exception of TCR_EL1, which must be set to include at least TBI1 because the secondary CPUs access KASan-allocated data structures early. Therefore, make the TCR_EL1 initialization unconditional and move the rest of the initialization to cpu_enable_mte so that we no longer have a dependency on the unsanitized ID register value. Co-developed-by: Evgenii Stepanov <eugenis(a)google.com> Signed-off-by: Peter Collingbourne <pcc(a)google.com> Signed-off-by: Evgenii Stepanov <eugenis(a)google.com> Suggested-by: Catalin Marinas <catalin.marinas(a)arm.com> Reported-by: kernel test robot <lkp(a)intel.com> Fixes: 3b714d24ef17 ("arm64: mte: CPU feature detection and initial sysreg configuration") Cc: <stable(a)vger.kernel.org> # 5.10.x --- Changelong since v3: - Removed extra isb barrier. - Fixed build without CONFIG_ARM64_MTE. Changelog since v2: - Fixed register initialization on cpu_resume code path. Changelog since v1: - Keep TBI1 off unless CONFIG_ARM64_MTE - Fixed mask application in the RGSR_EL1 computation (bug found by Kenny Root). - Changed code formatting arch/arm64/include/asm/mte.h | 5 ++++ arch/arm64/kernel/cpufeature.c | 3 +- arch/arm64/kernel/mte.c | 51 ++++++++++++++++++++++++++++++++++ arch/arm64/kernel/suspend.c | 2 ++ arch/arm64/mm/proc.S | 46 ++++-------------------------- 5 files changed, 65 insertions(+), 42 deletions(-) diff --git a/arch/arm64/include/asm/mte.h b/arch/arm64/include/asm/mte.h index aa523591a44e5..760c62f8e22f8 100644 --- a/arch/arm64/include/asm/mte.h +++ b/arch/arm64/include/asm/mte.h @@ -42,7 +42,9 @@ void mte_sync_tags(pte_t old_pte, pte_t pte); void mte_copy_page_tags(void *kto, const void *kfrom); void mte_thread_init_user(void); void mte_thread_switch(struct task_struct *next); +void mte_cpu_setup(void); void mte_suspend_enter(void); +void mte_suspend_exit(void); long set_mte_ctrl(struct task_struct *task, unsigned long arg); long get_mte_ctrl(struct task_struct *task); int mte_ptrace_copy_tags(struct task_struct *child, long request, @@ -72,6 +74,9 @@ static inline void mte_thread_switch(struct task_struct *next) static inline void mte_suspend_enter(void) { } +static inline void mte_suspend_exit(void) +{ +} static inline long set_mte_ctrl(struct task_struct *task, unsigned long arg) { return 0; diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c index af4de817d7123..d7a077b5ccd1c 100644 --- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c @@ -2034,7 +2034,8 @@ static void bti_enable(const struct arm64_cpu_capabilities *__unused) static void cpu_enable_mte(struct arm64_cpu_capabilities const *cap) { sysreg_clear_set(sctlr_el1, 0, SCTLR_ELx_ATA | SCTLR_EL1_ATA0); - isb(); + + mte_cpu_setup(); /* * Clear the tags in the zero page. This needs to be done via the diff --git a/arch/arm64/kernel/mte.c b/arch/arm64/kernel/mte.c index b2b730233274b..aca88470fb69d 100644 --- a/arch/arm64/kernel/mte.c +++ b/arch/arm64/kernel/mte.c @@ -285,6 +285,49 @@ void mte_thread_switch(struct task_struct *next) mte_check_tfsr_el1(); } +void mte_cpu_setup(void) +{ + u64 rgsr; + + /* + * CnP must be enabled only after the MAIR_EL1 register has been set + * up. Inconsistent MAIR_EL1 between CPUs sharing the same TLB may + * lead to the wrong memory type being used for a brief window during + * CPU power-up. + * + * CnP is not a boot feature so MTE gets enabled before CnP, but let's + * make sure that is the case. + */ + BUG_ON(read_sysreg(ttbr0_el1) & TTBR_CNP_BIT); + BUG_ON(read_sysreg(ttbr1_el1) & TTBR_CNP_BIT); + + /* Normal Tagged memory type at the corresponding MAIR index */ + sysreg_clear_set(mair_el1, + MAIR_ATTRIDX(MAIR_ATTR_MASK, MT_NORMAL_TAGGED), + MAIR_ATTRIDX(MAIR_ATTR_NORMAL_TAGGED, + MT_NORMAL_TAGGED)); + + write_sysreg_s(KERNEL_GCR_EL1, SYS_GCR_EL1); + + /* + * If GCR_EL1.RRND=1 is implemented the same way as RRND=0, then + * RGSR_EL1.SEED must be non-zero for IRG to produce + * pseudorandom numbers. As RGSR_EL1 is UNKNOWN out of reset, we + * must initialize it. + */ + rgsr = (read_sysreg(CNTVCT_EL0) & SYS_RGSR_EL1_SEED_MASK) << + SYS_RGSR_EL1_SEED_SHIFT; + if (rgsr == 0) + rgsr = 1 << SYS_RGSR_EL1_SEED_SHIFT; + write_sysreg_s(rgsr, SYS_RGSR_EL1); + + /* clear any pending tag check faults in TFSR*_EL1 */ + write_sysreg_s(0, SYS_TFSR_EL1); + write_sysreg_s(0, SYS_TFSRE0_EL1); + + local_flush_tlb_all(); +} + void mte_suspend_enter(void) { if (!system_supports_mte()) @@ -301,6 +344,14 @@ void mte_suspend_enter(void) mte_check_tfsr_el1(); } +void mte_suspend_exit(void) +{ + if (!system_supports_mte()) + return; + + mte_cpu_setup(); +} + long set_mte_ctrl(struct task_struct *task, unsigned long arg) { u64 mte_ctrl = (~((arg & PR_MTE_TAG_MASK) >> PR_MTE_TAG_SHIFT) & diff --git a/arch/arm64/kernel/suspend.c b/arch/arm64/kernel/suspend.c index 9135fe0f3df53..8b02d310838f9 100644 --- a/arch/arm64/kernel/suspend.c +++ b/arch/arm64/kernel/suspend.c @@ -43,6 +43,8 @@ void notrace __cpu_suspend_exit(void) { unsigned int cpu = smp_processor_id(); + mte_suspend_exit(); + /* * We are resuming from reset with the idmap active in TTBR0_EL1. * We must uninstall the idmap and restore the expected MMU diff --git a/arch/arm64/mm/proc.S b/arch/arm64/mm/proc.S index 7837a69524c53..f38bccdd374a5 100644 --- a/arch/arm64/mm/proc.S +++ b/arch/arm64/mm/proc.S @@ -48,17 +48,19 @@ #ifdef CONFIG_KASAN_HW_TAGS #define TCR_MTE_FLAGS TCR_TCMA1 | TCR_TBI1 | TCR_TBID1 -#else +#elif defined(CONFIG_ARM64_MTE) /* * The mte_zero_clear_page_tags() implementation uses DC GZVA, which relies on * TBI being enabled at EL1. */ #define TCR_MTE_FLAGS TCR_TBI1 | TCR_TBID1 +#else +#define TCR_MTE_FLAGS 0 #endif /* * Default MAIR_EL1. MT_NORMAL_TAGGED is initially mapped as Normal memory and - * changed during __cpu_setup to Normal Tagged if the system supports MTE. + * changed during mte_cpu_setup to Normal Tagged if the system supports MTE. */ #define MAIR_EL1_SET \ (MAIR_ATTRIDX(MAIR_ATTR_DEVICE_nGnRnE, MT_DEVICE_nGnRnE) | \ @@ -426,46 +428,8 @@ SYM_FUNC_START(__cpu_setup) mov_q mair, MAIR_EL1_SET mov_q tcr, TCR_TxSZ(VA_BITS) | TCR_CACHE_FLAGS | TCR_SMP_FLAGS | \ TCR_TG_FLAGS | TCR_KASLR_FLAGS | TCR_ASID16 | \ - TCR_TBI0 | TCR_A1 | TCR_KASAN_SW_FLAGS - -#ifdef CONFIG_ARM64_MTE - /* - * Update MAIR_EL1, GCR_EL1 and TFSR*_EL1 if MTE is supported - * (ID_AA64PFR1_EL1[11:8] > 1). - */ - mrs x10, ID_AA64PFR1_EL1 - ubfx x10, x10, #ID_AA64PFR1_MTE_SHIFT, #4 - cmp x10, #ID_AA64PFR1_MTE - b.lt 1f - - /* Normal Tagged memory type at the corresponding MAIR index */ - mov x10, #MAIR_ATTR_NORMAL_TAGGED - bfi mair, x10, #(8 * MT_NORMAL_TAGGED), #8 + TCR_TBI0 | TCR_A1 | TCR_KASAN_SW_FLAGS | TCR_MTE_FLAGS - mov x10, #KERNEL_GCR_EL1 - msr_s SYS_GCR_EL1, x10 - - /* - * If GCR_EL1.RRND=1 is implemented the same way as RRND=0, then - * RGSR_EL1.SEED must be non-zero for IRG to produce - * pseudorandom numbers. As RGSR_EL1 is UNKNOWN out of reset, we - * must initialize it. - */ - mrs x10, CNTVCT_EL0 - ands x10, x10, #SYS_RGSR_EL1_SEED_MASK - csinc x10, x10, xzr, ne - lsl x10, x10, #SYS_RGSR_EL1_SEED_SHIFT - msr_s SYS_RGSR_EL1, x10 - - /* clear any pending tag check faults in TFSR*_EL1 */ - msr_s SYS_TFSR_EL1, xzr - msr_s SYS_TFSRE0_EL1, xzr - - /* set the TCR_EL1 bits */ - mov_q x10, TCR_MTE_FLAGS - orr tcr, tcr, x10 -1: -#endif tcr_clear_errata_bits tcr, x9, x5 #ifdef CONFIG_ARM64_VA_BITS_52 -- 2.37.2.789.g6183377224-goog

2 years, 1 month

2
1
0 0

[PATCH v2 01/10] drm/msm: fix use-after-free on probe deferral

by Johan Hovold

The bridge counter was never reset when tearing down the DRM device so that stale pointers to deallocated structures would be accessed on the next tear down (e.g. after a second late bind deferral). Given enough bridges and a few probe deferrals this could currently also lead to data beyond the bridge array being corrupted. Fixes: d28ea556267c ("drm/msm: properly add and remove internal bridges") Fixes: a3376e3ec81c ("drm/msm: convert to drm_bridge") Cc: stable(a)vger.kernel.org # 3.12 Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov(a)linaro.org> Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/msm_drv.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/msm_drv.c b/drivers/gpu/drm/msm/msm_drv.c index 391d86b54ded..d254fe2507ec 100644 --- a/drivers/gpu/drm/msm/msm_drv.c +++ b/drivers/gpu/drm/msm/msm_drv.c @@ -241,6 +241,7 @@ static int msm_drm_uninit(struct device *dev) for (i = 0; i < priv->num_bridges; i++) drm_bridge_remove(priv->bridges[i]); + priv->num_bridges = 0; pm_runtime_get_sync(dev); msm_irq_uninstall(ddev); -- 2.35.1

2 years, 1 month

2
2
0 0

[PATCH v2 07/10] drm/msm/dp: fix bridge lifetime

by Johan Hovold

Device-managed resources allocated post component bind must be tied to the lifetime of the aggregate DRM device or they will not necessarily be released when binding of the aggregate device is deferred. This can lead resource leaks or failure to bind the aggregate device when binding is later retried and a second attempt to allocate the resources is made. For the DP bridges, previously allocated bridges will leak on probe deferral. Fix this by amending the DP parser interface and tying the lifetime of the bridge device to the DRM device rather than DP platform device. Fixes: c3bf8e21b38a ("drm/msm/dp: Add eDP support via aux_bus") Cc: stable(a)vger.kernel.org # 5.19 Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov(a)linaro.org> Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/dp/dp_display.c | 2 +- drivers/gpu/drm/msm/dp/dp_parser.c | 6 +++--- drivers/gpu/drm/msm/dp/dp_parser.h | 5 +++-- 3 files changed, 7 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index 4b0a2d4bb61e..808a516e84c5 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -1586,7 +1586,7 @@ static int dp_display_get_next_bridge(struct msm_dp *dp) * For DisplayPort interfaces external bridges are optional, so * silently ignore an error if one is not present (-ENODEV). */ - rc = dp_parser_find_next_bridge(dp_priv->parser); + rc = devm_dp_parser_find_next_bridge(dp->drm_dev->dev, dp_priv->parser); if (!dp->is_edp && rc == -ENODEV) return 0; diff --git a/drivers/gpu/drm/msm/dp/dp_parser.c b/drivers/gpu/drm/msm/dp/dp_parser.c index dd732215d55b..dcbe893d66d7 100644 --- a/drivers/gpu/drm/msm/dp/dp_parser.c +++ b/drivers/gpu/drm/msm/dp/dp_parser.c @@ -240,12 +240,12 @@ static int dp_parser_clock(struct dp_parser *parser) return 0; } -int dp_parser_find_next_bridge(struct dp_parser *parser) +int devm_dp_parser_find_next_bridge(struct device *dev, struct dp_parser *parser) { - struct device *dev = &parser->pdev->dev; + struct platform_device *pdev = parser->pdev; struct drm_bridge *bridge; - bridge = devm_drm_of_get_bridge(dev, dev->of_node, 1, 0); + bridge = devm_drm_of_get_bridge(dev, pdev->dev.of_node, 1, 0); if (IS_ERR(bridge)) return PTR_ERR(bridge); diff --git a/drivers/gpu/drm/msm/dp/dp_parser.h b/drivers/gpu/drm/msm/dp/dp_parser.h index 866c1a82bf1a..d30ab773db46 100644 --- a/drivers/gpu/drm/msm/dp/dp_parser.h +++ b/drivers/gpu/drm/msm/dp/dp_parser.h @@ -138,8 +138,9 @@ struct dp_parser { struct dp_parser *dp_parser_get(struct platform_device *pdev); /** - * dp_parser_find_next_bridge() - find an additional bridge to DP + * devm_dp_parser_find_next_bridge() - find an additional bridge to DP * + * @dev: device to tie bridge lifetime to * @parser: dp_parser data from client * * This function is used to find any additional bridge attached to @@ -147,6 +148,6 @@ struct dp_parser *dp_parser_get(struct platform_device *pdev); * * Return: 0 if able to get the bridge, otherwise negative errno for failure. */ -int dp_parser_find_next_bridge(struct dp_parser *parser); +int devm_dp_parser_find_next_bridge(struct device *dev, struct dp_parser *parser); #endif -- 2.35.1

2 years, 1 month

2
1
0 0

[PATCH v2 04/10] drm/msm/hdmi: fix memory corruption with too many bridges

by Johan Hovold

Add the missing sanity check on the bridge counter to avoid corrupting data beyond the fixed-sized bridge array in case there are ever more than eight bridges. Fixes: a3376e3ec81c ("drm/msm: convert to drm_bridge") Cc: stable(a)vger.kernel.org # 3.12 Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/hdmi/hdmi.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/msm/hdmi/hdmi.c b/drivers/gpu/drm/msm/hdmi/hdmi.c index 93fe61b86967..a0ed6aa8e4e1 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi.c @@ -300,6 +300,11 @@ int msm_hdmi_modeset_init(struct hdmi *hdmi, struct platform_device *pdev = hdmi->pdev; int ret; + if (priv->num_bridges == ARRAY_SIZE(priv->bridges)) { + DRM_DEV_ERROR(dev->dev, "too many bridges\n"); + return -ENOSPC; + } + hdmi->dev = dev; hdmi->encoder = encoder; -- 2.35.1

2 years, 1 month

3
2
0 0

[PATCH v2 03/10] drm/msm/dsi: fix memory corruption with too many bridges

by Johan Hovold

Add the missing sanity check on the bridge counter to avoid corrupting data beyond the fixed-sized bridge array in case there are ever more than eight bridges. Fixes: a689554ba6ed ("drm/msm: Initial add DSI connector support") Cc: stable(a)vger.kernel.org # 4.1 Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/dsi/dsi.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/gpu/drm/msm/dsi/dsi.c b/drivers/gpu/drm/msm/dsi/dsi.c index 39bbabb5daf6..8a95c744972a 100644 --- a/drivers/gpu/drm/msm/dsi/dsi.c +++ b/drivers/gpu/drm/msm/dsi/dsi.c @@ -218,6 +218,12 @@ int msm_dsi_modeset_init(struct msm_dsi *msm_dsi, struct drm_device *dev, return -EINVAL; priv = dev->dev_private; + + if (priv->num_bridges == ARRAY_SIZE(priv->bridges)) { + DRM_DEV_ERROR(dev->dev, "too many bridges\n"); + return -ENOSPC; + } + msm_dsi->dev = dev; ret = msm_dsi_host_modeset_init(msm_dsi->host, dev); -- 2.35.1

2 years, 1 month

3
2
0 0

[PATCH v2 02/10] drm/msm/dp: fix memory corruption with too many bridges

by Johan Hovold

Add the missing sanity check on the bridge counter to avoid corrupting data beyond the fixed-sized bridge array in case there are ever more than eight bridges. Fixes: 8a3b4c17f863 ("drm/msm/dp: employ bridge mechanism for display enable and disable") Cc: stable(a)vger.kernel.org # 5.17 Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/dp/dp_display.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index 3e284fed8d30..fbe950edaefe 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -1604,6 +1604,12 @@ int msm_dp_modeset_init(struct msm_dp *dp_display, struct drm_device *dev, return -EINVAL; priv = dev->dev_private; + + if (priv->num_bridges == ARRAY_SIZE(priv->bridges)) { + DRM_DEV_ERROR(dev->dev, "too many bridges\n"); + return -ENOSPC; + } + dp_display->drm_dev = dev; dp_priv = container_of(dp_display, struct dp_display_private, dp_display); -- 2.35.1

2 years, 1 month

3
2
0 0

[PATCH v2 05/10] drm/msm/dp: fix IRQ lifetime

by Johan Hovold

Device-managed resources allocated post component bind must be tied to the lifetime of the aggregate DRM device or they will not necessarily be released when binding of the aggregate device is deferred. This is specifically true for the DP IRQ, which will otherwise remain requested so that the next bind attempt fails when requesting the IRQ a second time. Since commit c3bf8e21b38a ("drm/msm/dp: Add eDP support via aux_bus") this can happen when the aux-bus panel driver has not yet been loaded so that probe is deferred. Fix this by tying the device-managed lifetime of the DP IRQ to the DRM device so that it is released when bind fails. Fixes: c943b4948b58 ("drm/msm/dp: add displayPort driver support") Cc: stable(a)vger.kernel.org # 5.10 Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov(a)linaro.org> Signed-off-by: Johan Hovold <johan+linaro(a)kernel.org> --- drivers/gpu/drm/msm/dp/dp_display.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index fbe950edaefe..ba557328710a 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -1258,7 +1258,7 @@ int dp_display_request_irq(struct msm_dp *dp_display) return -EINVAL; } - rc = devm_request_irq(&dp->pdev->dev, dp->irq, + rc = devm_request_irq(dp_display->drm_dev->dev, dp->irq, dp_display_irq_handler, IRQF_TRIGGER_HIGH, "dp_display_isr", dp); if (rc < 0) { -- 2.35.1

2 years, 1 month

2
1
0 0

[PATCH 5.19 00/38] 5.19.11-rc1 review

by Greg Kroah-Hartman

This is the start of the stable review cycle for the 5.19.11 release. There are 38 patches in this series, all will be posted as a response to this one. If anyone has any issues with these being applied, please let me know. Responses should be made by Fri, 23 Sep 2022 15:36:33 +0000. Anything received after that time might be too late. The whole patch series can be found in one patch at: https://www.kernel.org/pub/linux/kernel/v5.x/stable-review/patch-5.19.11-rc… or in the git tree and branch at: git://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git linux-5.19.y and the diffstat can be found below. thanks, greg k-h ------------- Pseudo-Shortlog of commits: Greg Kroah-Hartman <gregkh(a)linuxfoundation.org> Linux 5.19.11-rc1 Takashi Iwai <tiwai(a)suse.de> ALSA: hda/sigmatel: Fix unused variable warning for beep power change Takashi Iwai <tiwai(a)suse.de> ALSA: hda/sigmatel: Keep power up while beep is enabled Tetsuo Handa <penguin-kernel(a)I-love.SAKURA.ne.jp> cgroup: Add missing cpus_read_lock() to cgroup_attach_task_all() Janne Grunau <j(a)jannau.net> dt-bindings: apple,aic: Fix required item "apple,fiq-index" in affinity description sewookseo <sewookseo(a)google.com> net: Find dst with sk's xfrm policy not ctl_sk Alex Deucher <alexander.deucher(a)amd.com> drm/amdgpu: move nbio sdma_doorbell_range() into sdma code for vega Alex Deucher <alexander.deucher(a)amd.com> drm/amdgpu: move nbio ih_doorbell_range() into ih code for vega Lijo Lazar <lijo.lazar(a)amd.com> drm/amdgpu: Don't enable LTR if not supported Alex Deucher <alexander.deucher(a)amd.com> drm/amdgpu: make sure to init common IP before gmc Nirmoy Das <nirmoy.das(a)intel.com> drm/i915: Set correct domains values at _i915_vma_move_to_active Ashutosh Dixit <ashutosh.dixit(a)intel.com> drm/i915/gt: Fix perf limit reasons bit positions Ben Hutchings <benh(a)debian.org> tools/include/uapi: Fix <asm/errno.h> for parisc and xtensa Helge Deller <deller(a)gmx.de> parisc: Allow CONFIG_64BIT with ARCH=parisc Mikulas Patocka <mpatocka(a)redhat.com> blk-lib: fix blkdev_issue_secure_erase Stefan Metzmacher <metze(a)samba.org> cifs: always initialize struct msghdr smb_msg completely Stefan Metzmacher <metze(a)samba.org> cifs: don't send down the destination address to sendmsg for a SOCK_STREAM Ronnie Sahlberg <lsahlber(a)redhat.com> cifs: revalidate mapping when doing direct writes Jens Axboe <axboe(a)kernel.dk> io_uring/msg_ring: check file type before putting Thierry Reding <treding(a)nvidia.com> of/device: Fix up of_dma_configure_id() stub Yang Yingliang <yangyingliang(a)huawei.com> parisc: ccio-dma: Add missing iounmap in error path in ccio_probe() Stefan Roesch <shr(a)fb.com> block: blk_queue_enter() / __bio_queue_enter() must return -EAGAIN for nowait Umesh Nerlige Ramappa <umesh.nerlige.ramappa(a)intel.com> drm/i915/guc: Cancel GuC engine busyness worker synchronously Alan Previn <alan.previn.teres.alexis(a)intel.com> drm/i915/guc: Don't update engine busyness stats too frequently Ankit Nautiyal <ankit.k.nautiyal(a)intel.com> drm/i915/vdsc: Set VDSC PIC_HEIGHT before using for DP DSC Sascha Hauer <s.hauer(a)pengutronix.de> drm/rockchip: vop2: Fix eDP/HDMI sync polarities Stuart Menefy <stuart.menefy(a)mathembedded.com> drm/meson: Fix OSD1 RGB to YCbCr coefficient Stuart Menefy <stuart.menefy(a)mathembedded.com> drm/meson: Correct OSD1 global alpha value Chen-Yu Tsai <wenst(a)chromium.org> drm/panel-edp: Fix delays for Innolux N116BCA-EA1 Dan Aloni <dan.aloni(a)vastdata.com> Revert "SUNRPC: Remove unreachable error condition" Anna Schumaker <Anna.Schumaker(a)Netapp.com> NFSv4.2: Update mode bits after ALLOCATE and DEALLOCATE Pali Rohár <pali(a)kernel.org> gpio: mpc8xxx: Fix support for IRQ_TYPE_LEVEL_LOW flow_type in mpc85xx Trond Myklebust <trond.myklebust(a)hammerspace.com> NFSv4: Turn off open-by-filehandle and NFS re-export for NFSv4.0 Trond Myklebust <trond.myklebust(a)hammerspace.com> SUNRPC: Fix call completion races with call_decode() Michael Wu <michael(a)allwinnertech.com> pinctrl: sunxi: Fix name for A100 R_PIO João H. Spies <jhlspies(a)gmail.com> pinctrl: rockchip: Enhance support for IRQ_TYPE_EDGE_BOTH Molly Sophia <mollysophia379(a)gmail.com> pinctrl: qcom: sc8180x: Fix wrong pin numbers Molly Sophia <mollysophia379(a)gmail.com> pinctrl: qcom: sc8180x: Fix gpio_wakeirq_map Sergey Shtylyov <s.shtylyov(a)omp.ru> of: fdt: fix off-by-one error in unflatten_dt_nodes() ------------- Diffstat: .../bindings/interrupt-controller/apple,aic.yaml | 2 +- Makefile | 4 ++-- arch/parisc/Kconfig | 12 +++++++++- block/blk-core.c | 4 ++-- block/blk-lib.c | 11 ++++++--- drivers/gpio/gpio-mpc8xxx.c | 1 + drivers/gpio/gpio-rockchip.c | 4 ++-- drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 14 ++++++++--- drivers/gpu/drm/amd/amdgpu/nbio_v2_3.c | 9 +++++++- drivers/gpu/drm/amd/amdgpu/nbio_v6_1.c | 9 +++++++- drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c | 9 +++++++- drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 5 ++++ drivers/gpu/drm/amd/amdgpu/soc15.c | 25 -------------------- drivers/gpu/drm/amd/amdgpu/vega10_ih.c | 4 ++++ drivers/gpu/drm/amd/amdgpu/vega20_ih.c | 4 ++++ drivers/gpu/drm/i915/display/icl_dsi.c | 2 ++ drivers/gpu/drm/i915/display/intel_dp.c | 1 + drivers/gpu/drm/i915/display/intel_vdsc.c | 1 - drivers/gpu/drm/i915/gt/uc/intel_guc.h | 8 +++++++ drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c | 20 +++++++++++++++- drivers/gpu/drm/i915/i915_reg.h | 16 ++++++------- drivers/gpu/drm/i915/i915_vma.c | 3 ++- drivers/gpu/drm/meson/meson_plane.c | 2 +- drivers/gpu/drm/meson/meson_viu.c | 2 +- drivers/gpu/drm/panel/panel-edp.c | 3 ++- drivers/gpu/drm/rockchip/rockchip_drm_vop2.c | 4 ++++ drivers/of/fdt.c | 2 +- drivers/parisc/ccio-dma.c | 1 + drivers/pinctrl/qcom/pinctrl-sc8180x.c | 10 ++++---- drivers/pinctrl/sunxi/pinctrl-sun50i-a100-r.c | 2 +- fs/cifs/connect.c | 11 +++------ fs/cifs/file.c | 3 +++ fs/cifs/transport.c | 6 +---- fs/nfs/internal.h | 25 ++++++++++++++++++++ fs/nfs/nfs42proc.c | 9 ++++++-- fs/nfs/super.c | 27 ++++++++++++++-------- fs/nfs/write.c | 25 -------------------- include/linux/of_device.h | 5 ++-- include/net/xfrm.h | 2 ++ io_uring/io_uring.c | 3 ++- kernel/cgroup/cgroup-v1.c | 2 ++ net/ipv4/ip_output.c | 2 +- net/ipv4/tcp_ipv4.c | 2 ++ net/ipv6/tcp_ipv6.c | 5 +++- net/sunrpc/clnt.c | 3 +++ net/sunrpc/xprt.c | 8 +++---- sound/pci/hda/patch_sigmatel.c | 24 +++++++++++++++++++ tools/include/uapi/asm/errno.h | 4 ++-- 48 files changed, 237 insertions(+), 123 deletions(-)

2 years, 1 month

3
41
0 0

2024

2023

2022

2021

2020

2019

2018

2017

Linux-stable-mirror September 2022