[PATCH 6.6 129/140] EDAC/qcom: Correct interrupt enable register configuration