[PATCH 6.6 020/139] PCI: dwc: Make link training more robust by setting PORT_LOGIC_LINK_WIDTH to one lane