Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig updated (a00e21c0a5 -> e4476675be)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from a00e21c0a5 Automatic date update in version.in adds e4476675be Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig updated (d0c9ae5d -> ac96e117)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards d0c9ae5d 4: update: binutils-gcc-linux: 19550 new ac96e117 4: update: binutils-gcc-linux: 19550 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d0c9ae5d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 24 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 9766 ++++++------- 04-build_abe-stage1/console.log | 16578 +++++++++++----------- 05-build_linux/console.log | 768 +- 08-update_baseline/console.log | 42 +- console.log | 27616 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 8 files changed, 27622 insertions(+), 27626 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[llvm] branch master updated (0460af33310 -> 1d39dae8198)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 0460af33310 [InstSimplify] add tests for fcmp with known-never-nan oper [...] new 1d39dae8198 [X86] Make a bunch of merge masked binops commutable for lo [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/Target/X86/X86InstrAVX512.td | 15 +- test/CodeGen/X86/stack-folding-fp-avx512.ll | 212 ++ test/CodeGen/X86/stack-folding-int-avx512.ll | 3229 ++++++++++++++++++++++---- 3 files changed, 2939 insertions(+), 517 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig updated (ecf3ae4a703 -> 980d3645df4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project. from ecf3ae4a703 [NativeProcessDarwin] Remove dead code. NFCI. adds 0f8a764e8fa AMDGPU: Fix using 2 different enums for same operand flags adds 4fb580c3147 AMDGPU: Remove amdgpu-max-work-group-size attribute adds 607c8a9d148 IR: make getParamByValType Just Work. NFC. adds 8d7f118ab2b InstCombine: correctly change byval type attribute alongsid [...] adds 2d0896c1cb9 [LOOPINFO] Extend Loop object to add utilities to get the l [...] adds ba86f2a22e7 [WebAssembly] Use Emscripten triples in PIC tests. adds a3701caad82 [clang-format][NFC] Fix BS_Allman style example in the head [...] adds 3975b15dbab [X86] Fix mistake that marked VADDSSrrb_Int/VADDSDrrb_Int/V [...] adds 7ce7110e6d9 Speedup to_string and to_wstring for integers using stack b [...] adds 7c663cde14e [WebAssembly] Improve lto/comdat.ll test. NFC. adds 9423f5ef56d Fix FileCheck prefixes in test case. adds c46827c7eda LLVM IR: Generate new-style byval-with-Type from Clang adds 663d762c9a5 NewGVN: Handle addrspacecast adds ac111e526dd [InstCombine] simplify code for bitcast of insertelement; NFC adds e3eeacd70a8 [CallSite removal] Refactoring llvm::InlineFunction APIs adds acb56090639 [EarlyCSE] Add tests for negated min/max/abs [NFC] adds 5347024e283 Update issue statuses. Reviewed as https://reviews.llvm.org/D62932 adds 8f500a6f9ca [libcxx][test] Include test_workarounds.h where needed adds b812b7a45ed AMDGPU: Invert frame index offset interpretation adds 2f94203e23d Revert "[AArch64][GlobalISel] Optimize G_FCMP + G_SELECT pa [...] adds 6c5d5ce5517 Allow target to handle STRICT floating-point nodes adds c72fbe5dc18 [MSAN] Add unary FNeg visitor to the MemorySanitizer adds 34c8b835b16 AMDGPU: Don't fix emergency stack slot at offset 0 adds c37ff0d138a Revert "Revert "[AArch64][GlobalISel] Optimize G_FCMP + G_S [...] adds 5e7ca755d8c [WebAssembly] Support Leak Sanitizer on Emscripten adds 3da331b4562 android: add a close-on-exec check on pipe2() adds 5b2a85d0ded android: add a close-on-exec check on pipe() adds cf44372137f [X86] Add test case for masked load with constant mask and [...] adds 9226ba6b376 [X86] Don't turn avx masked.load with constant mask into ma [...] adds c1867557d93 [Profile]: Add runtime interface to specify file handle for [...] adds d940e20051b [AArch64][GlobalISel] Add the new changes to fix PR42129 th [...] adds 36d1f2443b0 [pstl] The optimized parallel versions of sort, stable_sort [...] adds 448acbc06fe [clang-tidy] Fix make-unique tests on C++2a. adds bad2b3cf08b Revert "Speedup to_string and to_wstring for integers using [...] adds d3144a4abc8 [AArch64][GlobalISel] Add manual selection support for G_ZE [...] adds dbceb9b2203 Fixup files added in r362636 to build with gcc 5.4. NFCI adds 0d02dc60542 Update AST matchers tutorial to use monorepo layout adds 3c82c57d2b5 [AVR] Fix the 'load.ll' test after r362351 adds 3a29f7c99c2 [X86] Add ENQCMD instructions adds 54eeb3f40ab [clangd] Remove unused signature help quality signal. NFC adds 7cc580f5e95 [SCEV] Use wrap flags in InsertBinop adds faaa2b5d215 [MIPS GlobalISel] Select floor and ceil adds a7d00064474 [MIPS GlobalISel] Select fpext and fptrunc adds 0a1fd355b2f [MIPS GlobalISel] Select fabs adds cff7d2fdc9e [RISCV] Add CostModel GEP tests adds 81132ce0e95 [MIPS GlobalISel] Select sqrt adds 711f3615969 [RISCV] Disable test/Analysis/CostModel/RISCV tests if RISC [...] adds f5b73c95555 Fix whitespace indentation. NFCI. adds da993d08c87 [DAGCombine] Cleanup isNegatibleForFree/GetNegatedExpressio [...] adds 8c2c0725828 Include what you use in LanaiAsmParser.cpp adds dc8affe607a [X86][SSE] Add nonuniform constant vector test for PR42105 adds bce9e11a7b0 [AArch64] Handle ISD::LROUND and ISD::LLROUND for float16 adds f1249442cf3 Revert "[SCEV] Use wrap flags in InsertBinop" adds 559e69a821b AArch64] Handle ISD::LRINT and ISD::LLRINT for float16 adds df95e6109e1 [clang-tidy] Fix an assertion failure in misc-redundant-exp [...] adds 60e1296a9a3 [clang-tidy] Make the plugin honor NOLINT adds dd2d1a168f4 [InstCombine] add tests for loads of bitcasted vector pointer; NFC adds bf5bca5bea5 [llvm-ar] Create thin archives with MRI scripts adds 71d3f227a79 FileCheck [6/12]: Introduce numeric variable definition adds a4f5a2ad1f0 [clang-tidy] Another attempt to fix misc-redundant-expressi [...] adds 2e4a628c06c [LibTooling] Add insert/remove convenience functions for cr [...] adds 0338b88861d [AIX] Implement call lowering with parameters could pass onto GPRs adds 47feb771e13 gn build: Add new tidy checks to gn files adds 0924f448592 [NFC][CodeGen] Remove duplicate test in fp-fast.ll adds 03e8369a728 [DA] Add an option to control delinearization validity checks adds 1d85a7518c6 [NFC][CodeGen] Add unary fneg tests to fp-fast.ll fp-fold.l [...] adds b341d305a4c [PowerPC] Add R_PPC_IRELATIVE adds 5c011405812 [NFC][CodeGen] Add unary fneg tests to fmul-combines.ll fnabs.ll adds 758c08921da [Profile]: Add runtime interface to specify file handle for [...] adds 6b67dfa54c7 [X86] Make masked floating point equality/ordered compares [...] adds 5438cc6910b Remove unused PPC.h includes under llvm/lib/Target/PowerPC. adds ab245c8fefb gn build: Merge r362685 adds f1b8c6ac4f9 [NFC][CodeGen] Add unary fneg tests to X86/fma_patterns_wide.ll adds 82442adfc03 [PPC32] Improve the 32-bit PowerPC port adds 7ccfdad7ab7 [PPC32] Support GD/LD/IE/LE TLS models and their relaxations adds 842c7792aaa [DAGCombine] MergeConsecutiveStores - improve non-temporal [...] adds bd9e810b23b [ScheduleTreeTransform] Silence compiler warning. NFC. adds 101915cfdab [LoopPred] Fix a bug in unconditional latch bailout introdu [...] adds 249b7210377 Fixing ppc tests: sed -i 's/# REQUIES: ppc/# REQUIRES: ppc/g' adds 06de52674da [NFC][CodeGen] Add unary fneg tests to X86/fma_patterns.ll adds 51f85b40bc6 [clang][HeaderSearch] Consider all path separators equal adds 6cda33ba364 [InlineCost] Add support for unary fneg. adds f288a0685f8 [NFC][CodeGen] Add unary fneg tests to X86/fma4-fneg-combine.ll new 60ec248148c [AIX] Implement function descriptor on SDAG new 9e97caf5947 [LV] Wrap LV illegality reporting in a function. NFC. new ca541b20d0c [CFLGraph] Add support for unary fneg instruction. new a0a63b2f905 Revert "[ELF] Suppress "STT_SECTION symbol should be define [...] new f1d9b3180e6 Revert "Reland D61583 [ELF] Error on relocations to STT_SEC [...] new e8a301f87f7 clang-format: better handle namespace macros new 3d2ee0053aa [NFC][CodeGen] Add unary fneg tests to X86/fma-scalar-combine.ll new 38c5ee18028 [InstSimplify] add tests for fcmp with known-never-nan oper [...] new 6ba76dd7795 Revert "Revert "Reland D61583 [ELF] Error on relocations to [...] new 6a573e3ec3e Revert "Revert "[ELF] Suppress "STT_SECTION symbol should b [...] new 980d3645df4 Add cdb test for global constants The 11 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 94 ++- .../clang-tidy/ClangTidyDiagnosticConsumer.h | 13 + .../clang-tidy/android/AndroidTidyModule.cpp | 4 + .../clang-tidy/android/CMakeLists.txt | 2 + .../clang-tidy/android/CloexecPipe2Check.cpp | 33 + .../clang-tidy/android/CloexecPipe2Check.h | 34 + .../clang-tidy/android/CloexecPipeCheck.cpp | 37 + .../clang-tidy/android/CloexecPipeCheck.h | 34 + .../clang-tidy/misc/RedundantExpressionCheck.cpp | 9 +- .../clang-tidy/plugin/ClangTidyPlugin.cpp | 23 +- clang-tools-extra/clangd/CodeComplete.cpp | 9 +- clang-tools-extra/clangd/Quality.cpp | 2 - clang-tools-extra/clangd/Quality.h | 1 - clang-tools-extra/docs/ReleaseNotes.rst | 10 + .../clang-tidy/checks/android-cloexec-pipe.rst | 20 + .../clang-tidy/checks/android-cloexec-pipe2.rst | 21 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 2 + .../test/clang-tidy/android-cloexec-pipe.cpp | 27 + .../test/clang-tidy/android-cloexec-pipe2.cpp | 68 ++ clang-tools-extra/test/clang-tidy/basic.cpp | 1 + .../test/clang-tidy/misc-redundant-expression.cpp | 12 + .../clang-tidy/modernize-make-unique-cxx14.cpp | 10 - .../modernize-make-unique-inaccessible-ctors.cpp | 113 +++ .../test/clang-tidy/modernize-make-unique.cpp | 61 +- .../test/clang-tidy/nolint-plugin.cpp | 50 ++ .../test/clang-tidy/nolintnextline-plugin.cpp | 48 ++ clang/docs/ClangCommandLineReference.rst | 2 + clang/docs/ClangFormatStyleOptions.rst | 34 +- clang/docs/LibASTMatchersTutorial.rst | 12 +- clang/include/clang/Basic/BuiltinsX86.def | 4 + clang/include/clang/Driver/Options.td | 2 + clang/include/clang/Format/Format.h | 34 +- .../clang/Tooling/Refactoring/Transformer.h | 17 + clang/lib/Basic/Targets/X86.cpp | 6 + clang/lib/Basic/Targets/X86.h | 1 + clang/lib/CodeGen/CGBuiltin.cpp | 2 +- clang/lib/CodeGen/CGCall.cpp | 2 +- clang/lib/Driver/ToolChains/WebAssembly.cpp | 2 +- clang/lib/Format/Format.cpp | 1 + clang/lib/Format/FormatToken.h | 7 +- clang/lib/Format/FormatTokenLexer.cpp | 2 + clang/lib/Format/NamespaceEndCommentsFixer.cpp | 91 ++- clang/lib/Format/TokenAnnotator.cpp | 12 +- clang/lib/Format/TokenAnnotator.h | 1 + clang/lib/Format/UnwrappedLineFormatter.cpp | 40 +- clang/lib/Format/UnwrappedLineParser.cpp | 17 +- clang/lib/Headers/CMakeLists.txt | 1 + clang/lib/Headers/cpuid.h | 1 + clang/lib/Headers/enqcmdintrin.h | 63 ++ clang/lib/Headers/immintrin.h | 4 + clang/lib/Lex/HeaderSearch.cpp | 5 + clang/test/CodeGen/aapcs-align.cpp | 8 +- clang/test/CodeGen/arm-aapcs-vfp.c | 6 +- clang/test/CodeGen/arm-arguments.c | 8 +- clang/test/CodeGen/arm-byval-align.c | 2 +- clang/test/CodeGen/blocks.c | 2 +- clang/test/CodeGen/complex-builtins.c | 76 +- clang/test/CodeGen/complex-libcalls.c | 80 +- clang/test/CodeGen/le32-arguments.c | 6 +- clang/test/CodeGen/mingw-long-double.c | 2 +- clang/test/CodeGen/nvptx-abi.c | 10 +- clang/test/CodeGen/ppc64-align-struct.c | 6 +- clang/test/CodeGen/ppc64le-aggregates.c | 8 +- clang/test/CodeGen/ppc64le-f128Aggregates.c | 4 +- clang/test/CodeGen/regcall.c | 10 +- clang/test/CodeGen/regparm-struct.c | 2 +- clang/test/CodeGen/renderscript.c | 2 +- clang/test/CodeGen/sparc-arguments.c | 4 +- clang/test/CodeGen/sparcv8-abi.c | 6 +- clang/test/CodeGen/stdcall-fastcall.c | 4 +- clang/test/CodeGen/struct-passing.c | 4 +- clang/test/CodeGen/vectorcall.c | 4 +- clang/test/CodeGen/wasm-arguments.c | 12 +- clang/test/CodeGen/x86-enqcmd-builtins.c | 20 + clang/test/CodeGen/x86_32-arguments-darwin.c | 46 +- clang/test/CodeGen/x86_32-arguments-iamcu.c | 6 +- clang/test/CodeGen/x86_32-arguments-linux.c | 28 +- clang/test/CodeGen/x86_32-arguments-realign.c | 2 +- clang/test/CodeGen/x86_64-arguments-nacl.c | 4 +- clang/test/CodeGen/x86_64-arguments.c | 34 +- clang/test/CodeGenCUDA/kernel-args-alignment.cu | 2 +- clang/test/CodeGenCUDA/kernel-args.cu | 8 +- clang/test/CodeGenCXX/amdgcn-func-arg.cpp | 6 +- .../CodeGenCXX/microsoft-abi-cdecl-method-sret.cpp | 2 +- .../CodeGenCXX/microsoft-abi-sret-and-byval.cpp | 30 +- clang/test/CodeGenCXX/ms-inline-asm-fields.cpp | 2 +- clang/test/CodeGenCXX/regcall.cpp | 4 +- clang/test/CodeGenCXX/regparm.cpp | 2 +- clang/test/CodeGenCXX/stmtexpr.cpp | 2 +- clang/test/CodeGenCXX/wasm-args-returns.cpp | 6 +- clang/test/CodeGenCXX/x86_32-arguments.cpp | 4 +- clang/test/CodeGenCXX/x86_64-arguments-avx.cpp | 2 +- .../test/CodeGenCXX/x86_64-arguments-nacl-x32.cpp | 4 +- clang/test/CodeGenCXX/x86_64-arguments.cpp | 16 +- clang/test/CodeGenObjC/local-static-block.m | 14 +- clang/test/CodeGenOpenCL/addr-space-struct-arg.cl | 20 +- .../test/CodeGenOpenCL/amdgpu-abi-struct-coerce.cl | 16 +- .../test/CodeGenOpenCL/cl20-device-side-enqueue.cl | 6 +- .../kernels-have-spir-cc-by-default.cl | 6 +- clang/test/Driver/x86-target-features.c | 5 + .../test/OpenMP/nvptx_unsupported_type_codegen.cpp | 4 +- clang/test/Preprocessor/x86_target_features.c | 7 + clang/unittests/Format/FormatTest.cpp | 114 +++ .../Format/NamespaceEndCommentsFixerTest.cpp | 270 +++++++ clang/unittests/Lex/HeaderSearchTest.cpp | 7 + clang/unittests/Tooling/TransformerTest.cpp | 58 ++ .../lib/gwp_asan/guarded_pool_allocator.cpp | 22 +- compiler-rt/lib/gwp_asan/guarded_pool_allocator.h | 4 +- compiler-rt/lib/profile/InstrProfiling.h | 21 +- compiler-rt/lib/profile/InstrProfilingFile.c | 64 +- compiler-rt/lib/profile/InstrProfilingUtil.c | 20 + compiler-rt/lib/profile/InstrProfilingUtil.h | 2 + .../profile/instrprof-set-file-object-merging.c | 43 + .../test/profile/instrprof-set-file-object.c | 31 + debuginfo-tests/win_cdb/global-constant.cpp | 33 + .../variant/variant.get/get_index.pass.cpp | 1 + .../variant/variant.get/get_type.pass.cpp | 1 + libcxx/www/cxx1z_status.html | 6 +- libcxx/www/cxx2a_status.html | 2 +- lld/ELF/Arch/PPC.cpp | 367 ++++++++- lld/ELF/Arch/PPC64.cpp | 7 +- lld/ELF/InputFiles.h | 4 + lld/ELF/InputSection.cpp | 8 + lld/ELF/Options.td | 1 + lld/ELF/Relocations.cpp | 42 +- lld/ELF/Relocations.h | 3 +- lld/ELF/SyntheticSections.cpp | 61 +- lld/ELF/SyntheticSections.h | 12 + lld/ELF/Target.h | 3 + lld/ELF/Thunks.cpp | 125 ++- lld/ELF/Thunks.h | 13 +- lld/ELF/Writer.cpp | 12 +- lld/test/ELF/basic-ppc.s | 206 +---- lld/test/ELF/ppc-rela.s | 2 +- lld/test/ELF/ppc-relocs.s | 106 --- lld/test/ELF/ppc32-abs-pic.s | 23 + lld/test/ELF/ppc32-call-stub-nopic.s | 81 ++ lld/test/ELF/ppc32-call-stub-pic.s | 151 ++++ lld/test/ELF/ppc32-gnu-ifunc-nonpreemptable.s | 45 ++ lld/test/ELF/ppc32-gnu-ifunc.s | 41 + lld/test/ELF/ppc32-local-branch.s | 21 + lld/test/ELF/ppc32-reloc-addr.s | 34 + lld/test/ELF/ppc32-reloc-got.s | 36 + lld/test/ELF/ppc32-reloc-rel.s | 34 + lld/test/ELF/ppc32-tls-gd.s | 98 +++ lld/test/ELF/ppc32-tls-ie.s | 67 ++ lld/test/ELF/ppc32-tls-ld.s | 82 ++ lld/test/ELF/ppc32-tls-le.s | 24 + lld/test/ELF/ppc32-weak-undef-call.s | 19 + lld/test/ELF/silent-ignore.test | 1 + lld/test/wasm/lto/comdat.ll | 8 +- lld/test/wasm/pie.ll | 2 +- lld/test/wasm/shared.ll | 2 +- llvm/docs/AMDGPUUsage.rst | 2 - llvm/docs/CommandGuide/FileCheck.rst | 49 +- llvm/include/llvm/Analysis/LoopInfo.h | 161 ++++ .../llvm/BinaryFormat/ELFRelocs/PowerPC.def | 1 + llvm/include/llvm/CodeGen/MachineInstr.h | 15 +- llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 17 +- llvm/include/llvm/CodeGen/TargetLowering.h | 4 +- llvm/include/llvm/IR/Argument.h | 2 + llvm/include/llvm/IR/Function.h | 10 +- llvm/include/llvm/IR/InstrTypes.h | 5 +- llvm/include/llvm/MC/MCInstrDesc.h | 6 + llvm/include/llvm/MC/MCSymbol.h | 3 + llvm/include/llvm/MC/MCSymbolXCOFF.h | 35 + llvm/include/llvm/Support/FileCheck.h | 134 ++- llvm/include/llvm/Target/Target.td | 1 + llvm/include/llvm/Target/TargetSelectionDAG.td | 115 +++ llvm/include/llvm/Transforms/Utils/Cloning.h | 5 +- .../Vectorize/LoopVectorizationLegality.h | 20 +- llvm/lib/Analysis/CFLGraph.h | 10 + llvm/lib/Analysis/DependenceAnalysis.cpp | 29 +- llvm/lib/Analysis/InlineCost.cpp | 23 + llvm/lib/Analysis/LoopInfo.cpp | 214 +++++ llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 3 +- llvm/lib/Bitcode/Writer/ValueEnumerator.cpp | 2 +- .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 10 +- llvm/lib/CodeGen/ImplicitNullChecks.cpp | 3 +- llvm/lib/CodeGen/LLVMTargetMachine.cpp | 9 + llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 5 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 + llvm/lib/CodeGen/MachineCSE.cpp | 2 +- llvm/lib/CodeGen/MachineInstr.cpp | 4 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 4 +- llvm/lib/CodeGen/PeepholeOptimizer.cpp | 2 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 13 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 71 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 7 + llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 3 + .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 18 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 4 +- llvm/lib/CodeGen/TargetInstrInfo.cpp | 3 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 28 + llvm/lib/IR/Function.cpp | 4 + llvm/lib/MC/MCContext.cpp | 4 +- llvm/lib/Support/FileCheck.cpp | 407 +++++++--- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 16 + .../Target/AArch64/AArch64InstructionSelector.cpp | 28 + llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 11 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 202 +++-- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 10 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 152 ++-- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 18 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 11 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 10 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 61 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 2 - llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 1 - llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 10 + llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 11 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 12 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 7 + llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 154 +++- llvm/lib/Target/PowerPC/PPCISelLowering.h | 1 - llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 6 + llvm/lib/Target/PowerPC/PPCInstrInfo.td | 8 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 5 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 1 - llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 51 ++ llvm/lib/Target/SystemZ/SystemZInstrFP.td | 187 ++--- llvm/lib/Target/SystemZ/SystemZInstrVector.td | 181 +++-- llvm/lib/Target/SystemZ/SystemZOperators.td | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 3 + llvm/lib/Target/X86/X86InstrAVX512.td | 8 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 18 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 24 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 9 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 2 + llvm/lib/Transforms/Scalar/LoopPredication.cpp | 4 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 5 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 10 +- .../Vectorize/LoopVectorizationLegality.cpp | 220 ++--- .../Steensgaard/must-and-partial.ll | 3 +- llvm/test/Analysis/CostModel/RISCV/gep.ll | 189 +++++ .../CostModel}/RISCV/lit.local.cfg | 0 .../CodeGen/AArch64/GlobalISel/fold-fp-select.mir | 32 + .../CodeGen/AArch64/GlobalISel/select-zextload.mir | 139 +++- llvm/test/CodeGen/AArch64/llrint-conv-fp16.ll | 35 + llvm/test/CodeGen/AArch64/llround-conv-fp16.ll | 32 + llvm/test/CodeGen/AArch64/lrint-conv-fp16-win.ll | 36 + llvm/test/CodeGen/AArch64/lrint-conv-fp16.ll | 35 + llvm/test/CodeGen/AArch64/lround-conv-fp16-win.ll | 33 + llvm/test/CodeGen/AArch64/lround-conv-fp16.ll | 32 + llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 134 ++- llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 102 +-- llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 17 +- .../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 8 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 99 +-- .../AMDGPU/cross-block-use-is-not-abi-copy.ll | 16 +- .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 94 ++- llvm/test/CodeGen/AMDGPU/function-args.ll | 184 ++--- .../AMDGPU/large-work-group-promote-alloca.ll | 2 +- llvm/test/CodeGen/AMDGPU/load-hi16.ll | 52 +- llvm/test/CodeGen/AMDGPU/load-lo16.ll | 50 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 22 +- llvm/test/CodeGen/AMDGPU/multi-dword-vgpr-spill.ll | 109 ++- llvm/test/CodeGen/AMDGPU/nested-calls.ll | 4 +- .../CodeGen/AMDGPU/pei-reg-scavenger-position.mir | 12 +- .../CodeGen/AMDGPU/promote-alloca-calling-conv.ll | 2 +- .../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 52 +- llvm/test/CodeGen/AMDGPU/sibling-call.ll | 78 +- .../test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll | 102 +++ .../CodeGen/AMDGPU/spill-csr-frame-ptr-reg-copy.ll | 6 +- .../CodeGen/AMDGPU/spill-empty-live-interval.mir | 6 +- .../CodeGen/AMDGPU/spill-offset-calculation.ll | 62 +- llvm/test/CodeGen/AMDGPU/stack-realign.ll | 16 +- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 8 +- llvm/test/CodeGen/AMDGPU/store-hi16.ll | 14 +- .../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 7 +- llvm/test/CodeGen/AVR/load.ll | 4 +- .../CodeGen/MIR/AMDGPU/machine-function-info.ll | 4 +- .../Mips/GlobalISel/instruction-select/fabs.mir | 65 ++ .../instruction-select/fpext_and_fptrunc.mir | 65 ++ .../Mips/GlobalISel/instruction-select/fsqrt.mir | 65 ++ .../Mips/GlobalISel/legalizer/ceil_and_floor.mir | 147 ++++ .../CodeGen/Mips/GlobalISel/legalizer/fabs.mir | 61 ++ .../GlobalISel/legalizer/fpext_and_fptrunc.mir | 61 ++ .../CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir | 61 ++ .../Mips/GlobalISel/llvm-ir/ceil_and_floor.ll | 79 ++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fabs.ll | 27 + .../Mips/GlobalISel/llvm-ir/fpext_and_fptrunc.ll | 25 + llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt.ll | 27 + .../CodeGen/Mips/GlobalISel/regbankselect/fabs.mir | 63 ++ .../GlobalISel/regbankselect/fpext_and_fptrunc.mir | 63 ++ .../Mips/GlobalISel/regbankselect/fsqrt.mir | 63 ++ llvm/test/CodeGen/PowerPC/aix_gpr_param.ll | 199 +++++ llvm/test/CodeGen/PowerPC/test_call_aix.ll | 8 +- llvm/test/CodeGen/SystemZ/fp-strict-add-01.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-add-02.ll | 172 ++++ llvm/test/CodeGen/SystemZ/fp-strict-add-03.ll | 25 + llvm/test/CodeGen/SystemZ/fp-strict-add-04.ll | 22 + llvm/test/CodeGen/SystemZ/fp-strict-alias.ll | 140 ++++ llvm/test/CodeGen/SystemZ/fp-strict-conv-01.ll | 95 +++ llvm/test/CodeGen/SystemZ/fp-strict-conv-02.ll | 33 + llvm/test/CodeGen/SystemZ/fp-strict-conv-03.ll | 35 + llvm/test/CodeGen/SystemZ/fp-strict-conv-04.ll | 35 + llvm/test/CodeGen/SystemZ/fp-strict-conv-15.ll | 64 ++ llvm/test/CodeGen/SystemZ/fp-strict-div-01.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-div-02.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-div-03.ll | 25 + llvm/test/CodeGen/SystemZ/fp-strict-div-04.ll | 22 + llvm/test/CodeGen/SystemZ/fp-strict-mul-01.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-02.ll | 283 +++++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-03.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-04.ll | 314 +++++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-05.ll | 25 + llvm/test/CodeGen/SystemZ/fp-strict-mul-06.ll | 137 ++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-07.ll | 130 +++ llvm/test/CodeGen/SystemZ/fp-strict-mul-08.ll | 145 ++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-09.ll | 138 ++++ llvm/test/CodeGen/SystemZ/fp-strict-mul-10.ll | 55 ++ llvm/test/CodeGen/SystemZ/fp-strict-mul-11.ll | 40 + llvm/test/CodeGen/SystemZ/fp-strict-round-01.ll | 250 ++++++ llvm/test/CodeGen/SystemZ/fp-strict-round-02.ll | 254 ++++++ llvm/test/CodeGen/SystemZ/fp-strict-round-03.ll | 262 ++++++ llvm/test/CodeGen/SystemZ/fp-strict-sqrt-01.ll | 94 +++ llvm/test/CodeGen/SystemZ/fp-strict-sqrt-02.ll | 94 +++ llvm/test/CodeGen/SystemZ/fp-strict-sqrt-03.ll | 23 + llvm/test/CodeGen/SystemZ/fp-strict-sqrt-04.ll | 20 + llvm/test/CodeGen/SystemZ/fp-strict-sub-01.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-sub-02.ll | 173 ++++ llvm/test/CodeGen/SystemZ/fp-strict-sub-03.ll | 25 + llvm/test/CodeGen/SystemZ/fp-strict-sub-04.ll | 22 + llvm/test/CodeGen/SystemZ/vec-strict-add-01.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-add-02.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-div-01.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-div-02.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-max-01.ll | 80 ++ llvm/test/CodeGen/SystemZ/vec-strict-min-01.ll | 80 ++ llvm/test/CodeGen/SystemZ/vec-strict-mul-01.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-mul-02.ll | 36 + llvm/test/CodeGen/SystemZ/vec-strict-mul-03.ll | 33 + llvm/test/CodeGen/SystemZ/vec-strict-mul-04.ll | 37 + llvm/test/CodeGen/SystemZ/vec-strict-mul-05.ll | 75 ++ llvm/test/CodeGen/SystemZ/vec-strict-round-01.ll | 155 ++++ llvm/test/CodeGen/SystemZ/vec-strict-round-02.ll | 154 ++++ llvm/test/CodeGen/SystemZ/vec-strict-sqrt-01.ll | 29 + llvm/test/CodeGen/SystemZ/vec-strict-sqrt-02.ll | 29 + llvm/test/CodeGen/SystemZ/vec-strict-sub-01.ll | 34 + llvm/test/CodeGen/SystemZ/vec-strict-sub-02.ll | 33 + .../SystemZ/vector-constrained-fp-intrinsics.ll | 334 ++++---- llvm/test/CodeGen/X86/fma-scalar-combine.ll | 100 ++- llvm/test/CodeGen/X86/fma4-fneg-combine.ll | 105 +++ llvm/test/CodeGen/X86/fma_patterns.ll | 304 +++++++ llvm/test/CodeGen/X86/fma_patterns_wide.ll | 219 +++++ llvm/test/CodeGen/X86/fmul-combines.ll | 66 ++ llvm/test/CodeGen/X86/fnabs.ll | 63 ++ llvm/test/CodeGen/X86/fp-fast.ll | 3 +- llvm/test/CodeGen/X86/fp-fold.ll | 35 +- llvm/test/CodeGen/X86/fp-in-intregs.ll | 7 + llvm/test/CodeGen/X86/fp-stack-compare-cmov.ll | 10 + llvm/test/CodeGen/X86/fp-stack-compare.ll | 12 + llvm/test/CodeGen/X86/fsxor-alignment.ll | 26 +- llvm/test/CodeGen/X86/masked_load.ll | 55 +- .../CodeGen/X86/merge-consecutive-stores-nt.ll | 66 +- llvm/test/CodeGen/X86/stack-folding-fp-avx512.ll | 56 ++ .../test/FileCheck/numeric-defines-diagnostics.txt | 6 +- llvm/test/FileCheck/numeric-expression.txt | 107 ++- llvm/test/FileCheck/var-scope.txt | 17 +- llvm/test/FileCheck/verbose.txt | 29 +- .../Instrumentation/MemorySanitizer/msan_basic.ll | 16 + llvm/test/Transforms/EarlyCSE/commute.ll | 102 +++ llvm/test/Transforms/Inline/inline_constprop.ll | 31 + llvm/test/Transforms/InstCombine/byval.ll | 24 + .../Transforms/InstCombine/load-bitcast-vec.ll | 90 +++ .../InstSimplify/floating-point-compare.ll | 48 +- llvm/test/Transforms/LoopPredication/basic.ll | 26 + llvm/test/Transforms/NewGVN/addrspacecast.ll | 108 +++ llvm/test/tools/llvm-ar/mri-thin-archive.test | 23 + llvm/tools/llvm-ar/llvm-ar.cpp | 6 +- llvm/unittests/Analysis/LoopInfoTest.cpp | 900 +++++++++++++++++++++ llvm/unittests/Support/FileCheckTest.cpp | 294 ++++--- llvm/utils/TableGen/CodeGenInstruction.cpp | 1 + llvm/utils/TableGen/CodeGenInstruction.h | 1 + llvm/utils/TableGen/InstrInfoEmitter.cpp | 1 + .../clang-tools-extra/clang-tidy/android/BUILD.gn | 2 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 1 + polly/lib/Transform/ScheduleTreeTransform.cpp | 2 +- pstl/include/pstl/internal/algorithm_impl.h | 28 +- pstl/include/pstl/internal/parallel_backend_tbb.h | 630 ++++++++++++--- .../include/pstl/internal/parallel_backend_utils.h | 71 +- 390 files changed, 16390 insertions(+), 2775 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/android/CloexecPipe2Check.cpp create mode 100644 clang-tools-extra/clang-tidy/android/CloexecPipe2Check.h create mode 100644 clang-tools-extra/clang-tidy/android/CloexecPipeCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/android/CloexecPipeCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/android-cloexec-pipe.rst create mode 100644 clang-tools-extra/docs/clang-tidy/checks/android-cloexec-pipe2.rst create mode 100644 clang-tools-extra/test/clang-tidy/android-cloexec-pipe.cpp create mode 100644 clang-tools-extra/test/clang-tidy/android-cloexec-pipe2.cpp delete mode 100644 clang-tools-extra/test/clang-tidy/modernize-make-unique-cxx14.cpp create mode 100644 clang-tools-extra/test/clang-tidy/modernize-make-unique-inacces [...] create mode 100644 clang-tools-extra/test/clang-tidy/nolint-plugin.cpp create mode 100644 clang-tools-extra/test/clang-tidy/nolintnextline-plugin.cpp create mode 100644 clang/lib/Headers/enqcmdintrin.h create mode 100644 clang/test/CodeGen/x86-enqcmd-builtins.c create mode 100644 compiler-rt/test/profile/instrprof-set-file-object-merging.c create mode 100644 compiler-rt/test/profile/instrprof-set-file-object.c create mode 100644 debuginfo-tests/win_cdb/global-constant.cpp delete mode 100644 lld/test/ELF/ppc-relocs.s create mode 100644 lld/test/ELF/ppc32-abs-pic.s create mode 100644 lld/test/ELF/ppc32-call-stub-nopic.s create mode 100644 lld/test/ELF/ppc32-call-stub-pic.s create mode 100644 lld/test/ELF/ppc32-gnu-ifunc-nonpreemptable.s create mode 100644 lld/test/ELF/ppc32-gnu-ifunc.s create mode 100644 lld/test/ELF/ppc32-local-branch.s create mode 100644 lld/test/ELF/ppc32-reloc-addr.s create mode 100644 lld/test/ELF/ppc32-reloc-got.s create mode 100644 lld/test/ELF/ppc32-reloc-rel.s create mode 100644 lld/test/ELF/ppc32-tls-gd.s create mode 100644 lld/test/ELF/ppc32-tls-ie.s create mode 100644 lld/test/ELF/ppc32-tls-ld.s create mode 100644 lld/test/ELF/ppc32-tls-le.s create mode 100644 lld/test/ELF/ppc32-weak-undef-call.s create mode 100644 llvm/include/llvm/MC/MCSymbolXCOFF.h create mode 100644 llvm/test/Analysis/CostModel/RISCV/gep.ll copy llvm/test/{MC/Disassembler => Analysis/CostModel}/RISCV/lit.local.cfg (100%) create mode 100644 llvm/test/CodeGen/AArch64/llrint-conv-fp16.ll create mode 100644 llvm/test/CodeGen/AArch64/llround-conv-fp16.ll create mode 100644 llvm/test/CodeGen/AArch64/lrint-conv-fp16-win.ll create mode 100644 llvm/test/CodeGen/AArch64/lrint-conv-fp16.ll create mode 100644 llvm/test/CodeGen/AArch64/lround-conv-fp16-win.ll create mode 100644 llvm/test/CodeGen/AArch64/lround-conv-fp16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_ [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ceil_and_floor.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fabs.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fpext_and_fptrunc.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir create mode 100644 llvm/test/CodeGen/PowerPC/aix_gpr_param.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-add-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-add-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-add-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-add-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-alias.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-conv-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-conv-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-conv-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-conv-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-conv-15.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-div-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-div-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-div-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-div-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-05.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-06.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-07.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-08.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-09.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-10.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-mul-11.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-round-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-round-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-round-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sqrt-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sqrt-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sqrt-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sqrt-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sub-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sub-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sub-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/fp-strict-sub-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-add-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-add-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-div-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-div-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-max-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-min-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-mul-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-mul-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-mul-03.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-mul-04.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-mul-05.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-round-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-round-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-sqrt-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-sqrt-02.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-sub-01.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-strict-sub-02.ll create mode 100644 llvm/test/Transforms/InstCombine/byval.ll create mode 100644 llvm/test/Transforms/InstCombine/load-bitcast-vec.ll create mode 100644 llvm/test/Transforms/NewGVN/addrspacecast.ll create mode 100644 llvm/test/tools/llvm-ar/mri-thin-archive.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig updated (aa5378b1 -> e5c49115)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards aa5378b1 1: update: llvm-linux: 16550 new e5c49115 1: update: llvm-linux: 16550 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (aa5378b1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 186 +- 02-build_llvm/console.log | 11817 +++++++++++++-------------- 03-build_linux/console.log | 4522 +++++------ 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 14 +- console.log | 16545 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 16556 insertions(+), 16542 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig updated (156c05917e09 -> 16d72dd4891f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig in repository toolchain/ci/linux. from 156c05917e09 Merge tag 'linux-kselftest-5.2-rc4' of git://git.kernel.or [...] adds 1e504cf85ddd fs/adfs: factor out filename comparison adds 525715d0161f fs/adfs: factor out filename case lowering adds 411c49bcf32d fs/adfs: factor out object fixups adds adb514a4e0f6 fs/adfs: factor out filename fixup adds 2eb0684f9771 fs/adfs: remove truncated filename hashing adds 5f8de4875c35 fs/adfs: move append_filetype_suffix() into adfs_object_fixup() adds fc722a0429f4 fs/adfs: fix filename fixup handling for "/" and "//" names new 44e843eb5cc3 Merge tag 'for-rc-adfs' of git://git.armlinux.org.uk/~rmk/ [...] adds 66d4218f9902 xprtrdma: Use struct_size() in kzalloc() adds ec6017d90359 SUNRPC fix regression in umount of a secure mount adds 7987b694ade8 SUNRPC: Fix a use after free when a server rejects the RPC [...] adds 52b042ab9948 NFSv4.1: Again fix a race where CB_NOTIFY_LOCK fails to wa [...] adds ba851a39c970 NFSv4.1: Fix bug only first CB_NOTIFY_LOCK is handled new 459aa077a2f2 Merge tag 'nfs-for-5.2-2' of git://git.linux-nfs.org/proje [...] adds 35d6fcbb7c3e fuse: fallocate: fix return with locked inode adds 4a2abf99f9c2 fuse: add FUSE_WRITE_KILL_PRIV adds a2bc92362941 fuse: fix copy_file_range() in the writeback case adds 26eb3bae5003 fuse: extract helper for range writeback new 211758573b01 Merge tag 'fuse-fixes-5.2-rc4' of git://git.kernel.org/pub [...] adds b21d9c435f93 ovl: support the FS_IOC_FS[SG]ETXATTR ioctls adds 146d62e5a586 ovl: detect overlapping layers adds 5d3211b651a0 ovl: doc: add non-standard corner cases new 5d6b501fe542 Merge tag 'ovl-fixes-5.2-rc4' of git://git.kernel.org/pub/ [...] new 638803d45681 Revert "gfs2: Replace gl_revokes with a GLF flag" new dc8ca9cc6e23 Merge tag 'gfs2-v5.2.fixes' of git://git.kernel.org/pub/sc [...] adds d31d718528dd xfs: fix broken log reservation debugging adds 025197ebb08a xfs: inode btree scrubber should calculate im_boffset correctly new 01047631df81 Merge tag 'xfs-5.2-fixes-2' of git://git.kernel.org/pub/sc [...] adds 9c5b34c2f7eb crypto: jitterentropy - change back to module_init() adds 7829a0c1cb9c crypto: hmac - fix memory leak in hmac_init_tfm() new ae8766042bee Merge branch 'linus' of git://git.kernel.org/pub/scm/linux [...] adds 7a95aab57b79 parisc: Kconfig: remove ARCH_DISCARD_MEMBLOCK adds 200036a8e802 parisc: Allow building 64-bit kernel without -mlong-calls [...] adds bf8c2f2305b4 parisc/slab: cleanup after /proc/slab_allocators removal adds 6b98d9134e14 parisc: Fix compiler warnings in float emulation code new 63923d2c3800 parisc: Use implicit space register selection for loading [...] new ec13c82d261b parisc: configs: Remove useless UEVENT_HELPER_PATH new 116d753308cf parisc: Use lpa instruction to load physical addresses in [...] new 527a1d1ede98 parisc: Fix crash due alternative coding for NP iopdir_fdc bit new 16d72dd4891f Merge branch 'parisc-5.2-3' of git://git.kernel.org/pub/sc [...] The 13 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Documentation/filesystems/overlayfs.txt | 16 ++- arch/parisc/Kconfig | 4 +- arch/parisc/configs/712_defconfig | 1 - arch/parisc/configs/a500_defconfig | 1 - arch/parisc/configs/b180_defconfig | 1 - arch/parisc/configs/c3000_defconfig | 1 - arch/parisc/configs/c8000_defconfig | 1 - arch/parisc/configs/default_defconfig | 1 - arch/parisc/configs/generic-32bit_defconfig | 1 - arch/parisc/include/asm/special_insns.h | 24 ++++ arch/parisc/kernel/alternative.c | 3 +- arch/parisc/kernel/vmlinux.lds.S | 21 ++-- arch/parisc/math-emu/cnv_float.h | 8 +- crypto/hmac.c | 4 +- crypto/jitterentropy-kcapi.c | 2 +- drivers/parisc/ccio-dma.c | 6 +- drivers/parisc/sba_iommu.c | 5 +- fs/adfs/adfs.h | 14 +-- fs/adfs/dir.c | 137 ++++++++++++---------- fs/adfs/dir_f.c | 43 ++----- fs/adfs/dir_fplus.c | 24 +--- fs/fuse/file.c | 43 +++++-- fs/gfs2/glock.c | 4 +- fs/gfs2/incore.h | 2 +- fs/gfs2/log.c | 4 +- fs/gfs2/lops.c | 33 ++---- fs/gfs2/main.c | 1 + fs/gfs2/super.c | 2 +- fs/nfs/nfs4proc.c | 32 ++---- fs/overlayfs/file.c | 9 +- fs/overlayfs/inode.c | 48 ++++++++ fs/overlayfs/namei.c | 8 ++ fs/overlayfs/overlayfs.h | 3 + fs/overlayfs/ovl_entry.h | 6 + fs/overlayfs/super.c | 169 +++++++++++++++++++++++++--- fs/overlayfs/util.c | 12 ++ fs/xfs/scrub/ialloc.c | 3 +- fs/xfs/xfs_log.c | 11 +- include/uapi/linux/fuse.h | 7 +- net/sunrpc/clnt.c | 30 ++--- net/sunrpc/xprtrdma/verbs.c | 3 +- 41 files changed, 484 insertions(+), 264 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig updated (e11ce677187 -> a3c76318e27)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig in repository toolchain/ci/gcc. from e11ce677187 gcc/testsuite/ChangeLog: adds e3d09834af8 compiler: inline call expressions and function references adds 445c52a4e13 * config/ia64/crtbegin.S (__dso_handle): Put in .sdata/.sb [...] adds aafb499477a * config.host (rx-*-linux*): Add t-fdpbit to tmake_ [...] adds 534a047190d Daily bump. adds 26329c24fc2 compiler: make use of specialized fast map routines adds 76af982be87 gcc/ 2019-06-05 Hongtao Liu <hongtao.liu(a)intel.com> adds 11adab2de39 PR c/90737 - [8/9/10 Regression] inconsistent address of a [...] adds bed99a38adb [ARC] Update tmac tests. adds 527999fcb9f IPA ICF: enhance dump output adds 56b8118af0f Fix HTML headers and titles for 'Installing GCC' pages (PR [...] adds 02279c01fed 2019-06-06 Richard Biener <rguenther(a)suse.de> adds 5ebf19e5562 2019-06-06 Richard Biener <rguenther(a)suse.de> adds 09504b03403 Simplify mult where both arguments are 0 or 1 (PR tree-opti [...] adds d790a6d6cb3 MSP430: Put libgcc shift functions in their own section adds e9b88d36bd5 MSP430: Emulate 16-bit shifts with rotate insn when src ope [...] adds 611ede9d00a * configure: Regenerate. adds d3dc20418aa Fix PR88751 adds 138c5492d82 MSP430: Use minimal code size library shift functions when [...] adds 42c1dacdb12 Refactor SFINAE constraints on std::tuple constructors adds 186ade930fb Fix tests that fail with -std=gnu++98 or -std=gnu++11 adds 6ffe4cf3716 Remove redundant static assertions in [meta.unary.prop] traits adds 19516e33c98 Fix tests that fail in C++2a mode adds 669b2639266 [AArch64] PR tree-optimization/90332: Implement vec_init<M> [...] adds d4aceceec0d Add -march=gfx906 for AMD GCN. adds 191c471552d Fix more tests that fail in C++2a mode adds 2bc51486854 Fix more failing tests for C++98 mode adds 9eb6db53fb0 Avoid unnecessary inclusion of <stdexcept> header adds 9c2f5af54e7 Make SRA re-construct orginal memory accesses when easy adds e2a82725af1 Drop alignment check in build_reconstructed_reference new 4a1adada2e3 gcc/ChangeLog: new bcfad180eac Darwin, PowerPC, libgcc - Ensure unwinder is built with alt [...] new a3c76318e27 Darwin, c++, testsuite - adjust alignas4.C for Darwin's asm [...] The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 130 +++ gcc/DATESTAMP | 2 +- gcc/c/ChangeLog | 6 + gcc/c/c-typeck.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-simd.md | 13 +- gcc/config/aarch64/aarch64.c | 39 + gcc/config/aarch64/iterators.md | 1 + gcc/config/gcn/gcn.opt | 3 + gcc/config/gcn/t-gcn-hsa | 4 +- gcc/config/i386/sse.md | 10 +- gcc/config/msp430/msp430.md | 30 +- gcc/configure | 2 +- gcc/cp/ChangeLog | 7 + gcc/cp/typeck.c | 5 +- gcc/doc/install.texi | 1 - gcc/gimple-ssa-evrp.c | 17 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/escape.cc | 10 + gcc/go/gofrontend/export.cc | 43 +- gcc/go/gofrontend/expressions.cc | 465 ++++++++--- gcc/go/gofrontend/expressions.h | 22 + gcc/go/gofrontend/gogo.cc | 44 +- gcc/go/gofrontend/gogo.h | 6 +- gcc/go/gofrontend/import.cc | 34 +- gcc/go/gofrontend/runtime.def | 59 ++ gcc/go/gofrontend/statements.cc | 145 +++- gcc/go/gofrontend/types.cc | 45 +- gcc/go/gofrontend/types.h | 25 +- gcc/ipa-icf-gimple.h | 31 +- gcc/ipa-icf.c | 2 - gcc/ira.c | 9 +- gcc/match.pd | 8 + gcc/testsuite/ChangeLog | 49 ++ gcc/testsuite/c-c++-common/Wreturn-local-addr.c | 47 ++ gcc/testsuite/g++.dg/cpp0x/alignas4.C | 8 +- gcc/testsuite/g++.dg/warn/Wreturn-local-addr-6.C | 29 + gcc/testsuite/gcc.dg/pr87954.c | 21 + gcc/testsuite/gcc.dg/torture/20190604-1.c | 21 + gcc/testsuite/gcc.dg/tree-ssa/alias-37.c | 17 + .../gcc.dg/tree-ssa/alias-access-path-1.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pta-callused.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-dse-26.c | 2 +- gcc/testsuite/gcc.target/arc/tmac-1.c | 3 +- gcc/testsuite/gcc.target/arc/tmac-2.c | 2 +- .../gcc.target/i386/avx512dq-vfpclasspd-1.c | 12 +- .../gcc.target/i386/avx512dq-vfpclassps-1.c | 12 +- gcc/testsuite/gcc.target/msp430/emulate-slli.c | 15 + gcc/testsuite/gcc.target/msp430/emulate-srai.c | 15 + gcc/testsuite/gcc.target/msp430/emulate-srli.c | 15 + .../gcc.target/msp430/size-optimized-shifts.c | 26 + gcc/testsuite/gnat.dg/opt39.adb | 3 +- gcc/tree-sra.c | 132 ++- gcc/tree-ssa-strlen.c | 116 +-- gcc/tree-ssa-structalias.c | 115 ++- gcc/vr-values.c | 3 +- libgcc/ChangeLog | 33 + libgcc/config.host | 3 +- libgcc/config/ia64/crtbegin.S | 4 +- libgcc/config/msp430/slli.S | 8 +- libgcc/config/msp430/srai.S | 8 +- libgcc/config/msp430/srli.S | 8 +- libgcc/config/rs6000/t-darwin | 3 + libgcc/config/rx/t-rx | 1 - libgo/go/go/internal/gccgoimporter/parser.go | 17 +- libgo/go/runtime/map_fast32.go | 9 + libgo/go/runtime/map_fast64.go | 9 + libgo/go/runtime/map_faststr.go | 8 + libstdc++-v3/ChangeLog | 160 ++++ libstdc++-v3/include/std/array | 2 +- libstdc++-v3/include/std/optional | 4 +- libstdc++-v3/include/std/tuple | 900 +++++++++------------ libstdc++-v3/include/std/type_traits | 25 +- libstdc++-v3/testsuite/18_support/set_terminate.cc | 1 + .../testsuite/18_support/set_unexpected.cc | 3 +- .../20_util/function_objects/searchers.cc | 1 + .../20_util/is_abstract/incomplete_neg.cc | 7 +- .../20_util/is_aggregate/incomplete_neg.cc | 6 +- .../is_empty/incomplete_neg.cc} | 18 +- .../{is_aggregate => is_final}/incomplete_neg.cc | 9 +- .../20_util/is_nothrow_invocable/value.cc | 5 + .../20_util/is_nothrow_invocable/value_ext.cc | 23 +- .../20_util/is_polymorphic/incomplete_neg.cc | 7 +- libstdc++-v3/testsuite/20_util/tuple/cons/90700.cc | 66 ++ .../testsuite/20_util/tuple/cons/allocators.cc | 17 +- .../testsuite/20_util/tuple/cons/deduction.cc | 1 + .../deque/requirements/dr438/assign_neg.cc | 1 + .../deque/requirements/dr438/constructor_1_neg.cc | 1 + .../deque/requirements/dr438/constructor_2_neg.cc | 1 + .../deque/requirements/dr438/insert_neg.cc | 1 + .../deque/requirements/explicit_instantiation/2.cc | 8 +- .../deque/requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../list/requirements/dr438/assign_neg.cc | 1 + .../list/requirements/dr438/constructor_1_neg.cc | 1 + .../list/requirements/dr438/constructor_2_neg.cc | 1 + .../list/requirements/dr438/insert_neg.cc | 1 + .../requirements/explicit_instantiation/1_c++0x.cc | 24 - .../list/requirements/explicit_instantiation/2.cc | 8 +- .../list/requirements/explicit_instantiation/3.cc | 3 +- .../list/requirements/explicit_instantiation/5.cc | 2 +- .../testsuite/23_containers/map/erasure.cc | 1 + .../requirements/explicit_instantiation/1_c++0x.cc | 24 - .../map/requirements/explicit_instantiation/2.cc | 2 +- .../map/requirements/explicit_instantiation/3.cc | 3 +- .../map/requirements/explicit_instantiation/5.cc | 2 +- .../requirements/explicit_instantiation/1_c++0x.cc | 24 - .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../requirements/explicit_instantiation/1_c++0x.cc | 24 - .../set/requirements/explicit_instantiation/3.cc | 3 +- .../set/requirements/explicit_instantiation/5.cc | 2 +- .../23_containers/unordered_map/erasure.cc | 1 + .../unordered_map/requirements/debug_container.cc | 2 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../unordered_set/allocator/ext_ptr.cc | 3 +- .../requirements/explicit_instantiation/3.cc | 3 +- .../requirements/explicit_instantiation/5.cc | 2 +- .../vector/ext_pointer/explicit_instantiation/2.cc | 26 - .../vector/ext_pointer/explicit_instantiation/3.cc | 3 +- .../vector/requirements/dr438/assign_neg.cc | 1 + .../vector/requirements/dr438/constructor_1_neg.cc | 1 + .../vector/requirements/dr438/constructor_2_neg.cc | 1 + .../vector/requirements/dr438/insert_neg.cc | 1 + .../requirements/explicit_instantiation/3.cc | 3 +- libstdc++-v3/testsuite/26_numerics/complex/proj.cc | 2 +- libstdc++-v3/testsuite/experimental/names.cc | 7 +- libstdc++-v3/testsuite/ext/char8_t/atomic-1.cc | 2 +- .../testsuite/libstdc++-prettyprinters/compat.cc | 2 +- 137 files changed, 2438 insertions(+), 1051 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/Wreturn-local-addr.c create mode 100644 gcc/testsuite/g++.dg/warn/Wreturn-local-addr-6.C create mode 100644 gcc/testsuite/gcc.dg/pr87954.c create mode 100644 gcc/testsuite/gcc.dg/torture/20190604-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/alias-37.c create mode 100644 gcc/testsuite/gcc.target/msp430/emulate-slli.c create mode 100644 gcc/testsuite/gcc.target/msp430/emulate-srai.c create mode 100644 gcc/testsuite/gcc.target/msp430/emulate-srli.c create mode 100644 gcc/testsuite/gcc.target/msp430/size-optimized-shifts.c rename libstdc++-v3/testsuite/{23_containers/deque/requirements/explicit_instantia [...] copy libstdc++-v3/testsuite/20_util/{is_aggregate => is_final}/incomplete_neg.cc (79%) create mode 100644 libstdc++-v3/testsuite/20_util/tuple/cons/90700.cc delete mode 100644 libstdc++-v3/testsuite/23_containers/list/requirements/explicit [...] delete mode 100644 libstdc++-v3/testsuite/23_containers/map/requirements/explicit_ [...] delete mode 100644 libstdc++-v3/testsuite/23_containers/multimap/requirements/expl [...] delete mode 100644 libstdc++-v3/testsuite/23_containers/set/requirements/explicit_ [...] delete mode 100644 libstdc++-v3/testsuite/23_containers/vector/ext_pointer/explici [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig updated (12efd68d15 -> 4fa0265ede)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig in repository toolchain/ci/binutils-gdb. from 12efd68d15 i386: Check vector length for EVEX vextractfXX and vinsertfXX adds 811731b21b Automatic date update in version.in adds 8bf6d176b0 [LD, AArch64] Move ELF options behind -z adds 237df8fe18 [BFD, AArch64] Fix PT_GNU_PROPERTY alignment issue adds 3847a7bfbf Add timestamps to "maint time" output adds 8d01b5310e gas: Correct ChangeLog for commit 5d79adc4b22b0abd adds dd455cf51d gas: Add .enqcmd and noenqcmd directives adds 1a3da2cd61 Add thread-exit annotation. adds 4fa0265ede Apply substitute-path to relative filenames as well No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 13 +++++++++++ bfd/bfd-in.h | 2 +- bfd/bfd-in2.h | 2 +- bfd/elfnn-aarch64.c | 4 ++-- bfd/elfxx-aarch64.c | 10 ++++++++- bfd/version.h | 2 +- gas/ChangeLog | 32 +++++++++++++++++---------- gas/config/tc-i386.c | 3 +++ gas/doc/c-i386.texi | 1 + gdb/ChangeLog | 19 ++++++++++++++++ gdb/NEWS | 2 ++ gdb/annotate.c | 14 ++++++++++++ gdb/doc/ChangeLog | 5 +++++ gdb/doc/annotate.texinfo | 7 ++++++ gdb/maint.c | 25 +++++++++++++++++++++ gdb/maint.h | 7 +++--- gdb/source.c | 13 ++++------- gdb/testsuite/ChangeLog | 9 ++++++++ gdb/testsuite/gdb.base/annota1.exp | 12 +++++++++- gdb/testsuite/gdb.base/maint.exp | 7 ++++-- gdb/testsuite/gdb.base/watch_thread_num.c | 25 ++++++++++++++++----- gdb/testsuite/gdb.cp/annota2.exp | 2 ++ ld/ChangeLog | 28 +++++++++++++++++++++++ ld/NEWS | 4 ++-- ld/emultempl/aarch64elf.em | 28 +++++++++++------------ ld/testsuite/ld-aarch64/aarch64-elf.exp | 2 ++ ld/testsuite/ld-aarch64/bti-pac-plt-1.d | 2 +- ld/testsuite/ld-aarch64/bti-pac-plt-2.d | 2 +- ld/testsuite/ld-aarch64/bti-plt-1.d | 4 ++-- ld/testsuite/ld-aarch64/bti-plt-2.d | 4 ++-- ld/testsuite/ld-aarch64/bti-plt-3.d | 4 ++-- ld/testsuite/ld-aarch64/bti-plt-4.d | 4 ++-- ld/testsuite/ld-aarch64/bti-plt-6.d | 4 ++-- ld/testsuite/ld-aarch64/bti-plt-7.d | 6 ++--- ld/testsuite/ld-aarch64/bti-warn.d | 6 ++--- ld/testsuite/ld-aarch64/pac-plt-1.d | 2 +- ld/testsuite/ld-aarch64/pac-plt-2.d | 2 +- ld/testsuite/ld-aarch64/property-bti-pac4-a.d | 11 +++++++++ ld/testsuite/ld-aarch64/property-bti-pac4-b.d | 11 +++++++++ ld/testsuite/ld-aarch64/property-bti-pac4.s | 21 ++++++++++++++++++ 40 files changed, 285 insertions(+), 76 deletions(-) create mode 100644 ld/testsuite/ld-aarch64/property-bti-pac4-a.d create mode 100644 ld/testsuite/ld-aarch64/property-bti-pac4-b.d create mode 100644 ld/testsuite/ld-aarch64/property-bti-pac4.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig updated (44b3b2ff -> 67470cca)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards 44b3b2ff 0: update: binutils-gcc-linux: all new 67470cca 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (44b3b2ff) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-prepare_abe/console.log | 368 +- 03-build_abe-binutils/console.log | 11189 ++++++------- 04-build_abe-stage1/console.log | 19854 +++++++++++----------- 05-build_linux/console.log | 688 +- 06-boot_linux/console.log | 2 +- console.log | 32260 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 8 files changed, 32272 insertions(+), 32235 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig updated (33c71262988 -> 8d99db7fec9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig in repository toolchain/ci/gcc. from 33c71262988 Daily bump. adds 8d99db7fec9 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019