Tcwg-commits December 2021

tcwg-commits@lists.linaro.org

4 participants
15423 discussions

[toolchain/ci/gdb] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (042574aa6e -> b6846ba57b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/gdb. from 042574aa6e gdb/doc: add some index entries relating to mi-async setting adds 7898f55ba0 Automatic date update in version.in adds 391c90eea5 gdb: make use of SCOPE_EXIT to manage thread executing state adds b1718fcdd1 gdb: on x86-64 non-trivial C++ objects are returned in memory adds b622494ee3 gdb/remote: handle attach when stop packet lacks thread-id new b6846ba57b gdb/testsuite: resolve some duplicate testnames in gdb.mi The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- gdb/amd64-tdep.c | 16 +- gdb/record-btrace.c | 24 +-- gdb/record-full.c | 8 +- gdb/remote.c | 31 ++-- gdb/testsuite/gdb.cp/non-trivial-retval.cc | 19 +- gdb/testsuite/gdb.cp/non-trivial-retval.exp | 26 +++ gdb/testsuite/gdb.mi/mi-syn-frame.exp | 12 +- gdb/testsuite/gdb.mi/mi-var-child.exp | 10 +- gdb/testsuite/gdb.mi/mi-var-rtti.cc | 48 ++--- gdb/testsuite/gdb.mi/mi-watch.exp | 2 +- gdb/testsuite/gdb.mi/mi2-amd64-entry-value.exp | 236 +++++++++++++------------ gdb/testsuite/gdb.mi/mi2-var-child.exp | 10 +- gdb/testsuite/gdb.server/ext-attach.exp | 98 ++++++---- 14 files changed, 314 insertions(+), 228 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (c6d7d6312c -> 268d812c19)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/glibc. from c6d7d6312c intl/plural.y: Avoid conflicting declarations of yyerror and yylex adds f20f980c71 x86-64: Add vector acos/acosf implementation to libmvec adds cd0c333d2e elf: Remove unused NEED_DL_BASE_ADDR and _dl_base_addr adds 9702a7901e stdio: Implement %#m for vfprintf and related functions adds a4b4131355 Set default __TIMESIZE default to 64 adds 6e30181b4a math: Properly cast X_TLOSS to float [BZ #28713] adds 268d812c19 elf: Remove AArch64 from comment for AT_MINSIGSTKSZ No new revisions were added by this update. Summary of changes: NEWS | 3 + bits/libm-simd-decl-stubs.h | 11 + bits/timesize.h | 4 +- elf/dl-sysdep.c | 8 - elf/elf.h | 3 +- manual/stdio.texi | 8 +- math/bits/mathcalls.h | 2 +- math/math-svid-compat.h | 2 + math/w_j0f_compat.c | 5 +- math/w_j1f_compat.c | 5 +- math/w_jnf_compat.c | 5 +- stdio-common/Makefile | 4 +- stdio-common/tst-sprintf-errno.c | 93 +++++++ stdio-common/vfprintf-internal.c | 25 +- {bits => sysdeps/mach/hurd/bits}/timesize.h | 8 +- .../unix/sysv/linux/arm/bits}/timesize.h | 8 +- .../unix/sysv/linux/csky/bits}/timesize.h | 8 +- .../unix/sysv/linux/hppa/bits}/timesize.h | 8 +- .../unix/sysv/linux/m68k/bits}/timesize.h | 8 +- .../unix/sysv/linux/microblaze/bits}/timesize.h | 8 +- .../unix/sysv/linux/mips/bits}/timesize.h | 12 +- .../sysv/linux/{riscv => nios2}/bits/timesize.h | 10 +- .../sysv/linux/powerpc/powerpc32/bits}/timesize.h | 8 +- .../unix/sysv/linux/s390/s390-32/bits}/timesize.h | 8 +- .../unix/sysv/linux/sh/bits}/timesize.h | 8 +- .../unix/sysv/linux/sparc/sparc32/bits}/timesize.h | 8 +- sysdeps/unix/sysv/linux/x86/bits/timesize.h | 2 + sysdeps/unix/sysv/linux/x86_64/libmvec.abilist | 8 + sysdeps/x86/fpu/bits/math-vector.h | 4 + sysdeps/x86/fpu/finclude/math-vector-fortran.h | 4 + sysdeps/x86_64/fpu/Makeconfig | 1 + sysdeps/x86_64/fpu/Versions | 4 + sysdeps/x86_64/fpu/libm-test-ulps | 20 ++ .../ifunc-mathvec-avx512-skx.h} | 36 +-- .../fpu/multiarch/svml_d_acos2_core-sse2.S} | 10 +- .../fpu/multiarch/svml_d_acos2_core.c} | 18 +- .../x86_64/fpu/multiarch/svml_d_acos2_core_sse4.S | 303 ++++++++++++++++++++ .../fpu/multiarch/svml_d_acos4_core-sse.S} | 10 +- .../fpu/multiarch/svml_d_acos4_core.c} | 18 +- .../x86_64/fpu/multiarch/svml_d_acos4_core_avx2.S | 285 +++++++++++++++++++ .../fpu/multiarch/svml_d_acos8_core-avx2.S} | 10 +- .../fpu/multiarch/svml_d_acos8_core.c} | 18 +- .../fpu/multiarch/svml_d_acos8_core_avx512.S | 307 +++++++++++++++++++++ .../fpu/multiarch/svml_s_acosf16_core-avx2.S} | 11 +- .../fpu/multiarch/svml_s_acosf16_core.c} | 19 +- .../fpu/multiarch/svml_s_acosf16_core_avx512.S | 271 ++++++++++++++++++ .../fpu/multiarch/svml_s_acosf4_core-sse2.S} | 10 +- .../fpu/multiarch/svml_s_acosf4_core.c} | 19 +- .../x86_64/fpu/multiarch/svml_s_acosf4_core_sse4.S | 270 ++++++++++++++++++ .../fpu/multiarch/svml_s_acosf8_core-sse.S} | 12 +- .../fpu/multiarch/svml_s_acosf8_core.c} | 19 +- .../x86_64/fpu/multiarch/svml_s_acosf8_core_avx2.S | 264 ++++++++++++++++++ .../timesize.h => x86_64/fpu/svml_d_acos2_core.S} | 17 +- .../timesize.h => x86_64/fpu/svml_d_acos4_core.S} | 17 +- .../fpu/svml_d_acos4_core_avx.S} | 13 +- .../timesize.h => x86_64/fpu/svml_d_acos8_core.S} | 13 +- .../fpu/svml_s_acosf16_core.S} | 13 +- .../timesize.h => x86_64/fpu/svml_s_acosf4_core.S} | 17 +- .../timesize.h => x86_64/fpu/svml_s_acosf8_core.S} | 17 +- .../fpu/svml_s_acosf8_core_avx.S} | 13 +- sysdeps/x86_64/fpu/test-double-libmvec-acos-avx.c | 1 + sysdeps/x86_64/fpu/test-double-libmvec-acos-avx2.c | 1 + .../x86_64/fpu/test-double-libmvec-acos-avx512f.c | 1 + sysdeps/x86_64/fpu/test-double-libmvec-acos.c | 3 + sysdeps/x86_64/fpu/test-double-vlen2-wrappers.c | 1 + .../x86_64/fpu/test-double-vlen4-avx2-wrappers.c | 1 + sysdeps/x86_64/fpu/test-double-vlen4-wrappers.c | 1 + sysdeps/x86_64/fpu/test-double-vlen8-wrappers.c | 1 + sysdeps/x86_64/fpu/test-float-libmvec-acosf-avx.c | 1 + sysdeps/x86_64/fpu/test-float-libmvec-acosf-avx2.c | 1 + .../x86_64/fpu/test-float-libmvec-acosf-avx512f.c | 1 + sysdeps/x86_64/fpu/test-float-libmvec-acosf.c | 3 + sysdeps/x86_64/fpu/test-float-vlen16-wrappers.c | 1 + sysdeps/x86_64/fpu/test-float-vlen4-wrappers.c | 1 + .../x86_64/fpu/test-float-vlen8-avx2-wrappers.c | 1 + sysdeps/x86_64/fpu/test-float-vlen8-wrappers.c | 1 + 76 files changed, 2142 insertions(+), 231 deletions(-) create mode 100644 stdio-common/tst-sprintf-errno.c copy {bits => sysdeps/mach/hurd/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/arm/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/csky/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/hppa/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/m68k/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/microblaze/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/mips/bits}/timesize.h (79%) copy sysdeps/unix/sysv/linux/{riscv => nios2}/bits/timesize.h (77%) copy {bits => sysdeps/unix/sysv/linux/powerpc/powerpc32/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/s390/s390-32/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/sh/bits}/timesize.h (81%) copy {bits => sysdeps/unix/sysv/linux/sparc/sparc32/bits}/timesize.h (81%) copy sysdeps/x86_64/fpu/{test-double-vlen8-wrappers.c => multiarch/ifunc-mathvec-a [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/multiarch/svml_d [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_d_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_d_acos2_core_sse4.S copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/multiarch/svml_d [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_d_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_d_acos4_core_avx2.S copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/multiarch/svml_d [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_d_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_d_acos8_core_avx512.S rename sysdeps/{unix/sysv/linux/arc/bits/timesize.h => x86_64/fpu/multiarch/svml_s [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_s_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_s_acosf16_core_avx512.S copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/multiarch/svml_s [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_s_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_s_acosf4_core_sse4.S copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/multiarch/svml_s [...] copy sysdeps/{unix/sysv/linux/x86/bits/timesize.h => x86_64/fpu/multiarch/svml_s_a [...] create mode 100644 sysdeps/x86_64/fpu/multiarch/svml_s_acosf8_core_avx2.S copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_d_acos2_cor [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_d_acos4_cor [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_d_acos4_cor [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_d_acos8_cor [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_s_acosf16_c [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_s_acosf4_co [...] copy sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_s_acosf8_co [...] rename sysdeps/{unix/sysv/linux/riscv/bits/timesize.h => x86_64/fpu/svml_s_acosf8_ [...] create mode 100644 sysdeps/x86_64/fpu/test-double-libmvec-acos-avx.c create mode 100644 sysdeps/x86_64/fpu/test-double-libmvec-acos-avx2.c create mode 100644 sysdeps/x86_64/fpu/test-double-libmvec-acos-avx512f.c create mode 100644 sysdeps/x86_64/fpu/test-double-libmvec-acos.c create mode 100644 sysdeps/x86_64/fpu/test-float-libmvec-acosf-avx.c create mode 100644 sysdeps/x86_64/fpu/test-float-libmvec-acosf-avx2.c create mode 100644 sysdeps/x86_64/fpu/test-float-libmvec-acosf-avx512f.c create mode 100644 sysdeps/x86_64/fpu/test-float-libmvec-acosf.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (2f47a9a4dfa3 -> bc491fb12513)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/linux. from 2f47a9a4dfa3 Merge tag 'pm-5.16-rc7' of git://git.kernel.org/pub/scm/li [...] adds 27750a315aba crypto: qat - do not handle PFVF sources for qat_4xxx adds e19e22634519 Merge branch 'linus' of git://git.kernel.org/pub/scm/linux [...] adds 04e57a2d952b tomoyo: Check exceeded quota early in tomoyo_domain_quota_ [...] adds f702e1107601 tomoyo: use hwight16() in tomoyo_domain_quota_is_ok() adds c9ea870c6e33 Merge tag 'tomoyo-pr-20211222' of git://git.osdn.net/gitro [...] adds 34f35f8f14bc ipmi: ssif: initialize ssif_info->client early adds 2b5160b12091 ipmi: bail out if init_srcu_struct fails adds 75d70d76cb7b ipmi: fix initialization when workqueue allocation fails adds ffb76a86f809 ipmi: Fix UAF when uninstall ipmi_si and ipmi_msghandler module adds 074004058094 Merge tag 'for-linus-5.16-3' of git://github.com/cminyard/ [...] adds 484730e5862f parisc: Clear stale IIR value on instruction access rights trap adds 8f66fce0f465 parisc: Correct completer in lws start adds d3a5a68cff47 parisc: Fix mask used to select futex spinlock adds aacb2016063d parisc: remove ARCH_DEFCONFIG adds 3f066e882bf1 Merge tag 'for-5.16/parisc-7' of git://git.kernel.org/pub/ [...] adds d7f55471db27 memblock: fix memblock_phys_alloc() section mismatch error adds bc491fb12513 Merge tag 'fixes-2021-12-22' of git://git.kernel.org/pub/s [...] No new revisions were added by this update. Summary of changes: arch/parisc/Kconfig | 5 ----- arch/parisc/include/asm/futex.h | 4 ++-- arch/parisc/kernel/syscall.S | 2 +- arch/parisc/kernel/traps.c | 2 ++ drivers/char/ipmi/ipmi_msghandler.c | 21 ++++++++++------- drivers/char/ipmi/ipmi_ssif.c | 7 +++--- drivers/crypto/qat/qat_4xxx/adf_4xxx_hw_data.c | 7 ++++++ include/linux/memblock.h | 4 ++-- security/tomoyo/util.c | 31 ++++++++++++-------------- 9 files changed, 45 insertions(+), 38 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (9c1ce17bc4a -> ef26c151c14)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/gcc. from 9c1ce17bc4a arm: Declare MVE types internally via pragma adds 5474092c9af Fortran: CASE selector expressions must be scalar adds ff0ad4b5e16 Fortran: BOZ literal constants are not interoperable adds 9f9bc0bf0d6 Daily bump. adds 1a7ce857099 Combine vpcmpuw + zero_extend to vpcmpuw. adds 9ac0730c25b Fix typo in type verification. adds 61e53698a08 i386: Enable intrinsics that convert float and bf16 data to [...] adds ef26c151c14 x86: PR target/103773: Fix wrong-code with -Oz from pop to memory. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 44 ++ gcc/DATESTAMP | 2 +- gcc/config/i386/avx512bf16intrin.h | 36 ++ gcc/config/i386/avx512bf16vlintrin.h | 63 +++ gcc/config/i386/i386.md | 62 ++- gcc/config/i386/sse.md | 275 ++++++++++++ gcc/fortran/ChangeLog | 12 + gcc/fortran/check.c | 6 + gcc/fortran/match.c | 13 + gcc/testsuite/ChangeLog | 17 + .../gcc.target/i386/avx512bf16-cvtsbh2ss-1.c | 15 + .../gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c | 20 + .../gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c | 14 + .../gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c | 29 ++ .../gcc.target/i386/avx512bw-pr103750-1.c | 154 +++++++ .../gcc.target/i386/avx512bw-pr103750-2.c | 173 ++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c | 426 ++++++++++++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c | 478 +++++++++++++++++++++ .../gcc.target/i386/avx512fp16-pr103750-1.c | 58 +++ .../gcc.target/i386/avx512fp16-pr103750-2.c | 71 +++ gcc/testsuite/gcc.target/i386/pr103773-2.c | 19 + gcc/testsuite/gcc.target/i386/pr103773.c | 12 + gcc/testsuite/gfortran.dg/illegal_boz_arg_3.f90 | 7 + gcc/testsuite/gfortran.dg/select_10.f90 | 25 ++ gcc/tree.c | 2 +- libgfortran/ChangeLog | 5 + 26 files changed, 2018 insertions(+), 20 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-cvtsbh2ss-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773.c create mode 100644 gcc/testsuite/gfortran.dg/illegal_boz_arg_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/select_10.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (042574aa6e -> b6846ba57b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/binutils-gdb. from 042574aa6e gdb/doc: add some index entries relating to mi-async setting adds 7898f55ba0 Automatic date update in version.in adds 391c90eea5 gdb: make use of SCOPE_EXIT to manage thread executing state adds b1718fcdd1 gdb: on x86-64 non-trivial C++ objects are returned in memory adds b622494ee3 gdb/remote: handle attach when stop packet lacks thread-id adds b6846ba57b gdb/testsuite: resolve some duplicate testnames in gdb.mi No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/amd64-tdep.c | 16 +- gdb/record-btrace.c | 24 +-- gdb/record-full.c | 8 +- gdb/remote.c | 31 ++-- gdb/testsuite/gdb.cp/non-trivial-retval.cc | 19 +- gdb/testsuite/gdb.cp/non-trivial-retval.exp | 26 +++ gdb/testsuite/gdb.mi/mi-syn-frame.exp | 12 +- gdb/testsuite/gdb.mi/mi-var-child.exp | 10 +- gdb/testsuite/gdb.mi/mi-var-rtti.cc | 48 ++--- gdb/testsuite/gdb.mi/mi-watch.exp | 2 +- gdb/testsuite/gdb.mi/mi2-amd64-entry-value.exp | 236 +++++++++++++------------ gdb/testsuite/gdb.mi/mi2-var-child.exp | 10 +- gdb/testsuite/gdb.server/ext-attach.exp | 98 ++++++---- 14 files changed, 314 insertions(+), 228 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_native_build/master-arm updated (c7d1bd21c -> 0d02b8640)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_build/master-arm in repository toolchain/ci/base-artifacts. discards c7d1bd21c 0: update: binutils-gcc-linux-glibc-gdb: 6 new 0d02b8640 0: update: binutils-gcc-linux-glibc-gdb: 6 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c7d1bd21c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_native_build/master- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1572 -> 1540 bytes 02-prepare_abe/console.log.xz | Bin 2776 -> 2740 bytes 04-build_abe-binutils/console.log.xz | Bin 52976 -> 52292 bytes 05-build_abe-gcc/console.log.xz | Bin 226512 -> 227972 bytes 06-clean_sysroot/console.log.xz | Bin 316 -> 316 bytes 07-build_abe-linux/console.log.xz | Bin 8976 -> 8908 bytes 08-build_abe-glibc/console.log.xz | Bin 230452 -> 231584 bytes 09-build_abe-gdb/console.log.xz | Bin 48324 -> 48388 bytes 10-check_regression/console.log.xz | Bin 420 -> 416 bytes 11-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 24 ++++++++++++------------ 11 files changed, 20 insertions(+), 20 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_check/master-arm updated (61e53698a08 -> ef26c151c14)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-arm in repository toolchain/ci/gcc. from 61e53698a08 i386: Enable intrinsics that convert float and bf16 data to [...] adds ef26c151c14 x86: PR target/103773: Fix wrong-code with -Oz from pop to memory. No new revisions were added by this update. Summary of changes: gcc/config/i386/i386.md | 62 +++++++++++++++++++++--------- gcc/testsuite/gcc.target/i386/pr103773-2.c | 19 +++++++++ gcc/testsuite/gcc.target/i386/pr103773.c | 12 ++++++ 3 files changed, 75 insertions(+), 18 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr103773-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_check/master-arm updated (7898f55ba0 -> b6846ba57b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-arm in repository toolchain/ci/binutils-gdb. from 7898f55ba0 Automatic date update in version.in adds 391c90eea5 gdb: make use of SCOPE_EXIT to manage thread executing state adds b1718fcdd1 gdb: on x86-64 non-trivial C++ objects are returned in memory adds b622494ee3 gdb/remote: handle attach when stop packet lacks thread-id adds b6846ba57b gdb/testsuite: resolve some duplicate testnames in gdb.mi No new revisions were added by this update. Summary of changes: gdb/amd64-tdep.c | 16 +- gdb/record-btrace.c | 24 +-- gdb/record-full.c | 8 +- gdb/remote.c | 31 ++-- gdb/testsuite/gdb.cp/non-trivial-retval.cc | 19 +- gdb/testsuite/gdb.cp/non-trivial-retval.exp | 26 +++ gdb/testsuite/gdb.mi/mi-syn-frame.exp | 12 +- gdb/testsuite/gdb.mi/mi-var-child.exp | 10 +- gdb/testsuite/gdb.mi/mi-var-rtti.cc | 48 ++--- gdb/testsuite/gdb.mi/mi-watch.exp | 2 +- gdb/testsuite/gdb.mi/mi2-amd64-entry-value.exp | 236 +++++++++++++------------ gdb/testsuite/gdb.mi/mi2-var-child.exp | 10 +- gdb/testsuite/gdb.server/ext-attach.exp | 98 ++++++---- 13 files changed, 313 insertions(+), 227 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_check/master-arm updated (4b6203393 -> cef461f98)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-arm in repository toolchain/ci/base-artifacts. discards 4b6203393 0: update: binutils-gcc: 1 new cef461f98 0: update: binutils-gcc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (4b6203393) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_check/master-arm (ce [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1516 -> 1532 bytes 02-prepare_abe/console.log.xz | Bin 2752 -> 2768 bytes 03-build_abe-binutils/console.log.xz | Bin 51828 -> 52024 bytes 04-build_abe-gcc/console.log.xz | Bin 225952 -> 226052 bytes 05-build_abe-dejagnu/console.log.xz | Bin 3808 -> 3804 bytes 06-build_abe-check_gcc/console.log.xz | Bin 2640 -> 2944 bytes 07-check_regression/console.log.xz | Bin 3348 -> 3896 bytes 07-check_regression/extra-bisect-params | 2 +- 07-check_regression/fails.sum | 8 +- 07-check_regression/results.compare | 31 +- 07-check_regression/results.compare2 | 43 +- 07-check_regression/results.regressions | 31 +- 08-update_baseline/console.log | 378 +-- 08-update_baseline/extra-bisect-params | 2 +- 08-update_baseline/fails.sum | 8 +- 08-update_baseline/results.compare | 31 +- 08-update_baseline/results.compare2 | 43 +- 08-update_baseline/results.regressions | 31 +- jenkins/manifest.sh | 12 +- sumfiles/g++.log.xz | Bin 2711664 -> 2705960 bytes sumfiles/g++.sum | 126 +- sumfiles/gcc.log.xz | Bin 2319180 -> 2311652 bytes sumfiles/gcc.sum | 4740 +++++++++++++++---------------- sumfiles/gfortran.log.xz | Bin 878728 -> 893604 bytes sumfiles/gfortran.sum | 92 +- sumfiles/libatomic.log.xz | Bin 2176 -> 2168 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 173952 -> 173808 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2532 -> 2536 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 450668 -> 444508 bytes sumfiles/libstdc++.sum | 10 +- 33 files changed, 2876 insertions(+), 2738 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-defconfig updated (90978e15bc -> 6f016a2f79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-defconfig in repository toolchain/ci/qemu. from 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] adds ddece46576 ui/vdagent: add CHECK_SPICE_PROTOCOL_VERSION adds 5912745288 ui/vdagent: replace #if 0 with protocol version check adds 1b17f1e9f9 ui: generalize clipboard notifier adds 835f69f4e6 ui/vdagent: add serial capability support adds 349504e5a1 ui/clipboard: add qemu_clipboard_check_serial() adds 505dbf9b99 ui/clipboard: add a clipboard reset serial event adds 8f5f1ea0c0 hw/display: report an error if virgl initialization failed adds 46e4609e33 virtio-gpu: use VIRTIO_GPU_RESOURCE_FLAG_Y_0_TOP adds ca19ef5299 ui: do not delay further remote resize adds 4f41814991 ui: factor out qemu_console_set_display_gl_ctx() adds ac32b2fff1 ui: associate GL context outside of display listener registration adds a4ddc31417 ui: make gl_block use a counter adds a9b1e471e1 ui: add a gl-unblock warning timer adds f6413cbfd0 ui: simplify gl unblock & flush adds 7cc712e986 ui: dispatch GL events to all listeners adds 5e79d516e8 ui: split the GL context in a different object adds f6ef71bded ui: move qemu_spice_fill_device_address to ui/util.c adds ebced09185 console: save current scanout details adds 20f19713ef scripts: teach modinfo to skip non-C sources adds 2668dc7b5d docs/sphinx: add sphinx modules to include D-Bus documentation adds 61534882e7 backends: move dbus-vmstate1.xml to backends/ adds d2f25776ca docs: move D-Bus VMState documentation to source XML adds ef20c5ba08 docs: add dbus-display documentation adds d83acfd013 build-sys: set glib dependency version adds 142ca628a7 ui: add a D-Bus display backend adds 99997823bb ui/dbus: add p2p=on/off option adds 2c7294d72c tests/qtests: add qtest_qmp_add_client() adds b4dd5b6a60 tests: start dbus-display-test adds 739362d420 audio: add "dbus" audio backend adds ff1a5810f6 ui/dbus: add clipboard interface adds 1b87751fb1 chardev: teach socket to accept no addresses adds fa670c808a chardev: make socket derivable adds 4085b87ff0 option: add g_auto for QemuOpts adds 3e301c8d7e ui/dbus: add chardev backend & interface adds 7f767ca35e ui/dbus: register D-Bus VC handler adds 89f4df9595 MAINTAINERS: update D-Bus section adds 5316e12bb2 Merge tag 'dbus-pull-request' of https://gitlab.com/marcandr [...] adds e788cd2972 elf: Add machine type value for LoongArch adds afa33258f3 MAINTAINERS: Add tcg/loongarch64 entry with myself as maintainer adds 6cb14e4de2 tcg/loongarch64: Add the tcg-target.h file adds 71bb0283f5 tcg/loongarch64: Add generated instruction opcodes and encod [...] adds 1bcfbf03df tcg/loongarch64: Add register names, allocation order and in [...] adds ba0cdd8040 tcg/loongarch64: Define the operand constraints adds bf8c1c8140 tcg/loongarch64: Implement necessary relocation operations adds fae2361dc9 tcg/loongarch64: Implement the memory barrier op adds dacc51720d tcg/loongarch64: Implement tcg_out_mov and tcg_out_movi adds e3b15766b9 tcg/loongarch64: Implement goto_ptr adds 6be08fcfc3 tcg/loongarch64: Implement sign-/zero-extension ops adds 97b2fafbf7 tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops adds 7257809f62 tcg/loongarch64: Implement deposit/extract ops adds 4ab2aff0db tcg/loongarch64: Implement bswap{16,32,64} ops adds fde6930160 tcg/loongarch64: Implement clz/ctz ops adds a164010b05 tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops adds 39f54ce5c4 tcg/loongarch64: Implement add/sub ops adds ff13c19689 tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops adds 94505c02f4 tcg/loongarch64: Implement br/brcond ops adds 9ee775cf29 tcg/loongarch64: Implement setcond ops adds a26d99d72f tcg/loongarch64: Implement tcg_out_call adds 251ebcd812 tcg/loongarch64: Implement simple load/store ops adds d3a1727c19 tcg/loongarch64: Add softmmu load/store helpers, implement q [...] adds 697a598059 tcg/loongarch64: Implement tcg_target_qemu_prologue adds 30d420e4d3 tcg/loongarch64: Implement exit_tb/goto_tb adds 8df89cf0ae tcg/loongarch64: Implement tcg_target_init adds a9ae47486a tcg/loongarch64: Register the JIT adds 6016b7b46e common-user: Add safe syscall handling for loongarch64 hosts adds ad812c3bd6 linux-user: Implement CPU-specific signal handler for loonga [...] adds dfcf900ba6 configure, meson.build: Mark support for loongarch64 hosts adds 8c5f94cd41 Merge tag 'pull-loong-20211221-2' of https://gitlab.com/rth7 [...] adds 1b529d908d failover: Silence warning messages during qtest adds 046da5ef57 tests/qtest/boot-serial-test: Silence the warning about depr [...] adds 31fb263c29 tests/qtest: Make the filter tests independent from a specific NIC adds 487cf3f2b2 MAINTAINERS: Update COLO Proxy section adds ad9e129b01 tests/qtest: Add a function that checks whether a device is [...] adds 9cbd66028b tests/qtest: Improve endianness-test to work with missing ma [...] adds 95c0b77018 tests/qtest/cdrom-test: Check whether devices are available [...] adds d6a3dd7418 tests/qtest/boot-order-test: Check whether machines are available adds e63ed64c6d tests/qtest/virtio-net-failover: Use g_file_open_tmp() to cr [...] adds 8d29feca83 Merge tag 'pull-request-2021-12-22' of https://gitlab.com/th [...] adds 02dd48f859 iotests/testrunner.py: add doc string for run_test() adds 1f257b70d1 iotests/testrunner.py: move updating last_elapsed to run_tests adds 722f87df25 iotests: check: multiprocessing support adds 6f016a2f79 Merge tag 'pull-block-2021-12-22' of https://gitlab.com/hrei [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 19 +- audio/audio.c | 1 + audio/audio_int.h | 7 + audio/audio_template.h | 2 + audio/dbusaudio.c | 654 ++++ audio/meson.build | 6 + audio/trace-events | 5 + backends/dbus-vmstate1.xml | 52 + bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + chardev/char-socket.c | 72 +- common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/loongarch64/safe-syscall.inc.S | 90 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 259 +- cpu.c | 5 - docs/conf.py | 8 + docs/interop/dbus-display.rst | 31 + docs/interop/dbus-vmstate.rst | 52 +- docs/interop/dbus.rst | 2 + docs/interop/index.rst | 1 + docs/meson.build | 6 +- docs/sphinx/dbusdoc.py | 166 + docs/sphinx/dbusdomain.py | 406 +++ docs/sphinx/dbusparser.py | 373 ++ docs/sphinx/fakedbusdoc.py | 25 + hw/display/qxl.c | 7 +- hw/display/vhost-user-gpu.c | 2 +- hw/display/virtio-gpu-base.c | 5 +- hw/display/virtio-gpu-virgl.c | 3 +- hw/display/virtio-vga.c | 11 - hw/i386/vmmouse.c | 4 + hw/net/virtio-net.c | 7 +- hw/riscv/boot.c | 13 +- hw/scsi/megasas.c | 1 + include/chardev/char-socket.h | 86 + include/elf.h | 2 + include/exec/cpu-all.h | 2 - include/hw/scsi/scsi.h | 2 +- include/qemu/cutils.h | 5 + include/qemu/dbus.h | 24 + include/qemu/option.h | 2 + include/ui/clipboard.h | 55 +- include/ui/console.h | 70 +- include/ui/dbus-display.h | 17 + include/ui/dbus-module.h | 11 + include/ui/egl-context.h | 6 +- include/ui/gtk.h | 11 +- include/ui/sdl2.h | 7 +- include/ui/spice-display.h | 5 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/loongarch64/host-signal.h | 87 + linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 84 +- meson_options.txt | 2 + migration/migration.c | 4 +- monitor/qmp-cmds.c | 13 + pc-bios/meson.build | 2 +- qapi/audio.json | 3 +- qapi/char.json | 27 + qapi/misc.json | 4 +- qapi/ui.json | 34 +- qemu-options.hx | 20 + scripts/meson-buildoptions.sh | 3 + scripts/modinfo-collect.py | 3 + target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tcg/loongarch64/tcg-insn-defs.c.inc | 979 ++++++ tcg/loongarch64/tcg-target-con-set.h | 31 + tcg/loongarch64/tcg-target-con-str.h | 28 + tcg/loongarch64/tcg-target.c.inc | 1677 +++++++++ tcg/loongarch64/tcg-target.h | 180 + tests/qemu-iotests/check | 4 +- tests/qemu-iotests/testrunner.py | 86 +- tests/qtest/boot-order-test.c | 5 + tests/qtest/boot-serial-test.c | 10 +- tests/qtest/cdrom-test.c | 60 +- tests/qtest/dbus-display-test.c | 257 ++ tests/qtest/dbus-vmstate1.xml | 12 - tests/qtest/endianness-test.c | 5 +- tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/libqos/libqtest.h | 18 + tests/qtest/libqtest.c | 63 + tests/qtest/meson.build | 50 +- tests/qtest/test-filter-mirror.c | 10 +- tests/qtest/test-filter-redirector.c | 20 +- tests/qtest/test-netfilter.c | 8 +- tests/qtest/virtio-net-failover.c | 8 +- tests/tcg/configure.sh | 4 +- tests/unit/meson.build | 2 +- ui/clipboard.c | 34 +- ui/cocoa.m | 22 +- ui/console.c | 305 +- ui/dbus-chardev.c | 296 ++ ui/dbus-clipboard.c | 457 +++ ui/dbus-console.c | 497 +++ ui/dbus-display1.xml | 761 +++++ ui/dbus-error.c | 48 + ui/dbus-listener.c | 486 +++ ui/dbus-module.c | 35 + ui/dbus.c | 482 +++ ui/dbus.h | 144 + ui/egl-context.c | 6 +- ui/egl-headless.c | 20 +- ui/gtk-clipboard.c | 23 +- ui/gtk-egl.c | 12 +- ui/gtk-gl-area.c | 10 +- ui/gtk.c | 28 +- ui/meson.build | 28 + ui/sdl2-gl.c | 12 +- ui/sdl2.c | 16 +- ui/spice-core.c | 50 - ui/spice-display.c | 27 +- ui/trace-events | 15 + ui/util.c | 75 + ui/vdagent.c | 94 +- ui/vnc-clipboard.c | 23 +- ui/vnc.c | 4 +- 203 files changed, 15839 insertions(+), 4690 deletions(-) create mode 100644 audio/dbusaudio.c create mode 100644 backends/dbus-vmstate1.xml create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/loongarch64/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/interop/dbus-display.rst create mode 100644 docs/sphinx/dbusdoc.py create mode 100644 docs/sphinx/dbusdomain.py create mode 100644 docs/sphinx/dbusparser.py create mode 100644 docs/sphinx/fakedbusdoc.py create mode 100644 include/chardev/char-socket.h create mode 100644 include/ui/dbus-display.h create mode 100644 include/ui/dbus-module.h rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h create mode 100644 linux-user/host/loongarch64/host-signal.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tcg/loongarch64/tcg-insn-defs.c.inc create mode 100644 tcg/loongarch64/tcg-target-con-set.h create mode 100644 tcg/loongarch64/tcg-target-con-str.h create mode 100644 tcg/loongarch64/tcg-target.c.inc create mode 100644 tcg/loongarch64/tcg-target.h create mode 100644 tests/qtest/dbus-display-test.c delete mode 100644 tests/qtest/dbus-vmstate1.xml create mode 100644 ui/dbus-chardev.c create mode 100644 ui/dbus-clipboard.c create mode 100644 ui/dbus-console.c create mode 100644 ui/dbus-display1.xml create mode 100644 ui/dbus-error.c create mode 100644 ui/dbus-listener.c create mode 100644 ui/dbus-module.c create mode 100644 ui/dbus.c create mode 100644 ui/dbus.h create mode 100644 ui/util.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2021