Tcwg-commits September 2021

tcwg-commits@lists.linaro.org

5 participants
14890 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO updated (66bba4dc263 -> 8f323c712ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 66bba4dc263 Daily bump. adds a3fb781d4b3 tree-optimization/102176 - locally compute participating SLP stmts adds 637dfcf43cf Explicitly add -msse2 to compile HF related libgcc source file. adds 564efbf4007 Fix PR tree-optimization/63184: add simplification of (& + [...] adds 8a4602c2e0f match.pd: Fix up __builtin_*_overflow arg demotion [PR102207] adds c0b03afeab4 Fix debug info for packed array types in Ada adds 086bb917d6e 'libgomp.c/target-43.c': '-latomic' for nvptx offloading adds 93e6809459f Avoid FROM being overwritten in expand_fix. adds 652bef70d39 x86: Add non-destructive source to @xorsign<mode>3_1 adds 78b34cd8a80 gcc_update: use human readable name for revision string in [...] adds 1bc66017c11 invoke.texi: Fix @opindex for -foffload-options adds 74cb45e67d1 Correct implementation of wi::clz adds 9f99555f29c Daily bump. adds 58572bbb62c MIPS: add .module arch and ase to all output asm adds 546ecb0054a rs6000: Expand fmod and remainder when built with fast-math [...] adds 13beaf9e8d2 Fortran: Revert to non-multilib-specific ISO_Fortran_binding.h adds cff72ef4e2f libgomp.texi: Add OpenMP Implementation Status adds f387ff788f6 tree-optimization/101555 - avoid redundant alias queries in PRE adds aad72d2ea83 inline: do not einline when no_profile_instrument_function [...] adds ba1cc6956b9 C, C++, Fortran, OpenMP: Add support for 'flush seq_cst' co [...] adds 843068149ec tree-optimization/102226 - fix epilogue vector re-use adds ad9fcb961c0 x86: Enable FMA in unsigned SI to SF expanders adds 81e9178fe7f Fix PR debug/101947 adds fc4f0631de8 libgfortran: Makefile fix for ISO_Fortran_binding.h adds 020e2db0a80 Rename forwarder_block_p in treading code to empty_block_wi [...] adds ff7bc505b17 libgomp.texi: Extend OpenMP 5.0 Implementation Status adds 81f9718139c c++: Fix up constexpr evaluation of deleting dtors [PR100495] adds c03db573b9e tree: Change error_operand_p to an inline function adds 053db9a49b0 debug: Add BTF_WITH_CORE_DEBUG debug format adds e29a9607faa bpf: Add new -mco-re option for BPF CO-RE adds 849d5f5929f dwarf2out: Emit BTF in dwarf2out_finish for BPF CO-RE usecase adds 2a1537a19cb Fortran - improve error recovery determining array element [...] adds 578cd82af71 Fix fatal typo in gcc.dg/no_profile_instrument_function-attr-2.c adds 81eced213c8 dwarf: externalize lookup_type_die adds 44e4ed6a3cb ctfc: externalize ctf_dtd_lookup adds 5b723401b37 ctfc: add function to lookup CTF ID of a TREE type adds 0a2bd52f1a9 btf: expose get_btf_id adds 8bdabb37549 bpf: BPF CO-RE support adds f4cdfd4856f bpf testsuite: Add BPF CO-RE tests adds d9996ccb941 doc: BPF CO-RE documentation adds 21b046bade1 runtime: use hash32, not hash64, for amd64p32, mips64p32, m [...] adds b552c4e601c gcc: xtensa: fix PR target/102115 adds b2748138c05 Daily bump. adds a549a9a39a9 Adjust the wording for x86 _Float16 type. adds f19a327077e Support -fexcess-precision=16 which will enable FLT_EVAL_ME [...] adds a68412117fa AVX512FP16: Initial support for AVX512FP16 feature and scal [...] adds 9e2a82e1f9d AVX512FP16: Support vector init/broadcast/set/extract for FP16. adds 2f3318dbcfd AVX512FP16: Add testcase for vector init and broadcast intrinsics. adds 5bbd88bb1ee AVX512FP16: Add tests for vector passing in variable arguments. adds 22ce16ffa43 AVX512FP16: Add ABI tests for xmm. adds 07308cdb0c8 AVX512FP16: Add ABI test for ymm. adds 4a61bcaca07 AVX512FP16: Add abi test for zmm adds a7b626d98a9 i386: Fix up @xorsign<mode>3_1 [PR102224] adds 87d55da7d78 libgcc, i386: Export *hf* and *hc* from libgcc_s.so.1 adds 7285f394558 tree-optimization/102183 - sccvn: fix result compare in vn_ [...] adds 6576ad5add7 Compile __{mul,div}hc3 into libgcc_s.so.1. adds 7485a52551d i386: Fix up xorsign for AVX [PR89984] adds 86e6268cff3 rs6000: Fix ELFv2 r12 use in epilogue adds d081516ae17 testsuite: Use explicit -ftree-cselim in tests using -fdump [...] adds d27d694151c testsuite: Allow .sdata in more cases in gcc.dg/array-quals-1.c adds 716a5836928 c++/102228 - make lookup_anon_field O(1) adds e66b9f6779f analyzer: fix ICE when discarding result of realloc [PR102225] adds 3c64582372c c++: Fix docs on assignment of virtual bases [PR60318] adds b6db7cd41cc Daily bump. adds 60eec23b5ed Optimize vec_extract for 256/512-bit vector when index exce [...] adds 8f323c712ea Optimize v4sf reduction. No new revisions were added by this update. Summary of changes: contrib/ChangeLog | 6 + contrib/gcc_update | 19 +- gcc/ChangeLog | 473 +++++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 5 + gcc/ada/gcc-interface/misc.c | 3 + gcc/analyzer/ChangeLog | 12 + gcc/analyzer/analyzer.h | 2 + gcc/analyzer/constraint-manager.cc | 9 +- gcc/analyzer/region-model-impl-calls.cc | 42 +- gcc/analyzer/region-model.cc | 2 +- gcc/btfout.c | 2 +- gcc/c-family/ChangeLog | 13 + gcc/c-family/c-common.c | 6 +- gcc/c-family/c-cppbuiltin.c | 6 +- gcc/c-family/c-omp.c | 2 +- gcc/c/ChangeLog | 5 + gcc/c/c-parser.c | 7 +- gcc/common.opt | 5 +- gcc/common/config/i386/cpuinfo.h | 2 + gcc/common/config/i386/i386-common.c | 26 +- gcc/common/config/i386/i386-cpuinfo.h | 1 + gcc/common/config/i386/i386-isas.h | 1 + gcc/config.gcc | 5 +- gcc/config/aarch64/aarch64.c | 1 + gcc/config/arm/arm.c | 1 + gcc/config/bpf/bpf-passes.def | 20 + gcc/config/bpf/bpf-protos.h | 2 + gcc/config/bpf/bpf.c | 616 +++++++++++ gcc/config/bpf/bpf.opt | 4 + gcc/config/bpf/coreout.c | 356 +++++++ gcc/config/bpf/coreout.h | 114 +++ gcc/config/bpf/t-bpf | 8 + gcc/config/i386/avx512fp16intrin.h | 225 +++++ gcc/config/i386/cpuid.h | 1 + gcc/config/i386/i386-builtin-types.def | 7 +- gcc/config/i386/i386-builtins.c | 23 + gcc/config/i386/i386-c.c | 2 + gcc/config/i386/i386-expand.c | 199 +++- gcc/config/i386/i386-isa.def | 1 + gcc/config/i386/i386-modes.def | 12 +- gcc/config/i386/i386-options.c | 4 +- gcc/config/i386/i386-protos.h | 1 - gcc/config/i386/i386.c | 183 +++- gcc/config/i386/i386.h | 26 +- gcc/config/i386/i386.md | 204 +++- gcc/config/i386/i386.opt | 4 + gcc/config/i386/immintrin.h | 4 + gcc/config/i386/sse.md | 475 +++++++-- gcc/config/m68k/m68k.c | 3 + gcc/config/mips/mips.c | 37 + gcc/config/rs6000/rs6000-logue.c | 4 + gcc/config/rs6000/rs6000.md | 36 + gcc/config/s390/s390.c | 3 + gcc/config/xtensa/xtensa.c | 3 +- gcc/coretypes.h | 3 +- gcc/cp/ChangeLog | 29 + gcc/cp/constexpr.c | 4 +- gcc/cp/cp-tree.h | 4 + gcc/cp/decl.c | 3 + gcc/cp/decl2.c | 17 +- gcc/cp/module.cc | 10 +- gcc/cp/parser.c | 7 +- gcc/cp/semantics.c | 10 +- gcc/cp/typeck.c | 32 +- gcc/ctfc.c | 18 +- gcc/ctfc.h | 8 +- gcc/doc/extend.texi | 52 +- gcc/doc/invoke.texi | 25 +- gcc/doc/tm.texi | 14 +- gcc/doc/tm.texi.in | 3 + gcc/doc/trouble.texi | 7 +- gcc/dwarf2ctf.c | 54 +- gcc/dwarf2ctf.h | 4 +- gcc/dwarf2out.c | 86 +- gcc/dwarf2out.h | 1 + gcc/flag-types.h | 9 +- gcc/flags.h | 4 + gcc/fortran/ChangeLog | 17 + gcc/fortran/expr.c | 7 +- gcc/fortran/openmp.c | 6 +- gcc/fortran/options.c | 3 + gcc/fortran/trans-openmp.c | 3 +- gcc/go/gofrontend/MERGE | 2 +- gcc/ipa-inline.c | 17 + gcc/match.pd | 21 +- gcc/optabs.c | 11 +- gcc/opts.c | 8 + gcc/target.def | 11 +- gcc/testsuite/ChangeLog | 252 +++++ gcc/testsuite/c-c++-common/gomp/flush-1.c | 9 + gcc/testsuite/c-c++-common/gomp/flush-2.c | 7 +- gcc/testsuite/c-c++-common/pr19807-2.c | 5 +- gcc/testsuite/c-c++-common/pr19807-3.c | 5 +- gcc/testsuite/g++.dg/cpp2a/constexpr-new21.C | 17 + gcc/testsuite/g++.dg/gomp/attrs-1.C | 6 + gcc/testsuite/g++.dg/gomp/attrs-2.C | 6 + gcc/testsuite/g++.dg/other/i386-2.C | 2 +- gcc/testsuite/g++.dg/other/i386-3.C | 2 +- gcc/testsuite/g++.dg/vect/pr102226.cc | 29 + gcc/testsuite/g++.target/i386/float16-1.C | 8 + gcc/testsuite/g++.target/i386/float16-2.C | 14 + gcc/testsuite/g++.target/i386/float16-3.C | 10 + gcc/testsuite/gcc.dg/analyzer/realloc-1.c | 5 + gcc/testsuite/gcc.dg/analyzer/torture/pr102225.c | 6 + gcc/testsuite/gcc.dg/array-quals-1.c | 10 +- .../gcc.dg/no_profile_instrument_function-attr-2.c | 15 + gcc/testsuite/gcc.dg/pr102207.c | 24 + gcc/testsuite/gcc.dg/pr102224.c | 49 + gcc/testsuite/gcc.dg/pr89984.c | 20 + gcc/testsuite/gcc.dg/tree-ssa/pr89430-1.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-2.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-4.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-5.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-6.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr89430-7-comp-ref.c | 2 +- .../gcc.dg/tree-ssa/pr89430-8-mem-ref-size.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr99473-1.c | 2 +- gcc/testsuite/gcc.target/bpf/core-attr-1.c | 23 + gcc/testsuite/gcc.target/bpf/core-attr-2.c | 21 + gcc/testsuite/gcc.target/bpf/core-attr-3.c | 41 + gcc/testsuite/gcc.target/bpf/core-attr-4.c | 35 + gcc/testsuite/gcc.target/bpf/core-builtin-1.c | 64 ++ gcc/testsuite/gcc.target/bpf/core-builtin-2.c | 26 + gcc/testsuite/gcc.target/bpf/core-builtin-3.c | 26 + gcc/testsuite/gcc.target/bpf/core-lto-1.c | 9 + gcc/testsuite/gcc.target/bpf/core-section-1.c | 38 + gcc/testsuite/gcc.target/i386/avx-1.c | 2 +- gcc/testsuite/gcc.target/i386/avx-2.c | 2 +- gcc/testsuite/gcc.target/i386/avx-pr102224.c | 23 + gcc/testsuite/gcc.target/i386/avx-pr89984.c | 23 + gcc/testsuite/gcc.target/i386/avx512-check.h | 3 + gcc/testsuite/gcc.target/i386/avx512fp16-10a.c | 14 + gcc/testsuite/gcc.target/i386/avx512fp16-10b.c | 25 + gcc/testsuite/gcc.target/i386/avx512fp16-12a.c | 21 + gcc/testsuite/gcc.target/i386/avx512fp16-12b.c | 27 + gcc/testsuite/gcc.target/i386/avx512fp16-1a.c | 24 + gcc/testsuite/gcc.target/i386/avx512fp16-1b.c | 32 + gcc/testsuite/gcc.target/i386/avx512fp16-1c.c | 26 + gcc/testsuite/gcc.target/i386/avx512fp16-1d.c | 33 + gcc/testsuite/gcc.target/i386/avx512fp16-1e.c | 30 + gcc/testsuite/gcc.target/i386/avx512fp16-2a.c | 28 + gcc/testsuite/gcc.target/i386/avx512fp16-2b.c | 33 + gcc/testsuite/gcc.target/i386/avx512fp16-2c.c | 36 + gcc/testsuite/gcc.target/i386/avx512fp16-3a.c | 36 + gcc/testsuite/gcc.target/i386/avx512fp16-3b.c | 35 + gcc/testsuite/gcc.target/i386/avx512fp16-3c.c | 40 + gcc/testsuite/gcc.target/i386/avx512fp16-4.c | 31 + gcc/testsuite/gcc.target/i386/avx512fp16-5.c | 133 +++ gcc/testsuite/gcc.target/i386/avx512fp16-6.c | 57 ++ gcc/testsuite/gcc.target/i386/avx512fp16-7.c | 86 ++ gcc/testsuite/gcc.target/i386/avx512fp16-8.c | 53 + gcc/testsuite/gcc.target/i386/avx512fp16-9a.c | 27 + gcc/testsuite/gcc.target/i386/avx512fp16-9b.c | 49 + .../gcc.target/i386/avx512fp16-vararg-1.c | 122 +++ .../gcc.target/i386/avx512fp16-vararg-2.c | 107 ++ .../gcc.target/i386/avx512fp16-vararg-3.c | 114 +++ .../gcc.target/i386/avx512fp16-vararg-4.c | 115 +++ .../gcc.target/i386/avx512fp16-vec_set_var.c | 30 + gcc/testsuite/gcc.target/i386/float16-3a.c | 10 + gcc/testsuite/gcc.target/i386/float16-3b.c | 10 + gcc/testsuite/gcc.target/i386/float16-4a.c | 10 + gcc/testsuite/gcc.target/i386/float16-4b.c | 10 + gcc/testsuite/gcc.target/i386/float16-6.c | 8 + gcc/testsuite/gcc.target/i386/float16-7.c | 9 + gcc/testsuite/gcc.target/i386/funcspec-56.inc | 2 + gcc/testsuite/gcc.target/i386/m512-check.h | 38 +- gcc/testsuite/gcc.target/i386/pr101282.c | 18 + gcc/testsuite/gcc.target/i386/pr54855-12.c | 14 + gcc/testsuite/gcc.target/i386/pr54855-13.c | 14 + gcc/testsuite/gcc.target/i386/pr85819-1a.c | 11 + gcc/testsuite/gcc.target/i386/pr85819-1b.c | 6 + gcc/testsuite/gcc.target/i386/pr85819-2a.c | 17 + gcc/testsuite/gcc.target/i386/pr85819-2b.c | 6 + gcc/testsuite/gcc.target/i386/pr85819-2c.c | 7 + gcc/testsuite/gcc.target/i386/pr85819-3.c | 18 + gcc/testsuite/gcc.target/i386/pr89984-1.c | 8 + gcc/testsuite/gcc.target/i386/pr89984-2.c | 10 + gcc/testsuite/gcc.target/i386/pr91103-1.c | 37 + gcc/testsuite/gcc.target/i386/pr91103-2.c | 81 ++ gcc/testsuite/gcc.target/i386/sse-13.c | 2 +- gcc/testsuite/gcc.target/i386/sse-14.c | 2 +- gcc/testsuite/gcc.target/i386/sse-22.c | 4 +- gcc/testsuite/gcc.target/i386/sse-23.c | 2 +- gcc/testsuite/gcc.target/i386/sse2-pr101059.c | 32 + gcc/testsuite/gcc.target/i386/sse3-pr101059.c | 13 + gcc/testsuite/gcc.target/i386/xorsign-avx.c | 4 + gcc/testsuite/gcc.target/powerpc/pr97142.c | 35 + .../x86_64/abi/avx512fp16/abi-avx512fp16-xmm.exp | 48 + .../gcc.target/x86_64/abi/avx512fp16/args.h | 190 ++++ .../gcc.target/x86_64/abi/avx512fp16/asm-support.S | 81 ++ .../x86_64/abi/avx512fp16/avx512fp16-check.h | 74 ++ .../x86_64/abi/avx512fp16/avx512fp16-xmm-check.h | 3 + .../gcc.target/x86_64/abi/avx512fp16/defines.h | 150 +++ .../abi/avx512fp16/m256h/abi-avx512fp16-ymm.exp | 45 + .../gcc.target/x86_64/abi/avx512fp16/m256h/args.h | 182 ++++ .../abi/{avx => avx512fp16/m256h}/asm-support.S | 0 .../abi/avx512fp16/m256h/avx512fp16-ymm-check.h | 3 + .../abi/avx512fp16/m256h/test_m256_returning.c | 54 + .../abi/avx512fp16/m256h/test_passing_m256.c | 370 +++++++ .../abi/avx512fp16/m256h/test_passing_structs.c | 113 +++ .../abi/avx512fp16/m256h/test_passing_unions.c | 337 +++++++ .../abi/avx512fp16/m256h/test_varargs-m256.c | 160 +++ .../abi/avx512fp16/m512h/abi-avx512fp16-zmm.exp | 48 + .../gcc.target/x86_64/abi/avx512fp16/m512h/args.h | 186 ++++ .../{avx512f => avx512fp16/m512h}/asm-support.S | 0 .../abi/avx512fp16/m512h/avx512fp16-zmm-check.h | 4 + .../abi/avx512fp16/m512h/test_m512_returning.c | 62 ++ .../abi/avx512fp16/m512h/test_passing_m512.c | 380 +++++++ .../abi/avx512fp16/m512h/test_passing_structs.c | 123 +++ .../abi/avx512fp16/m512h/test_passing_unions.c | 415 ++++++++ .../abi/avx512fp16/m512h/test_varargs-m512.c | 164 +++ .../{i386/iamcu => x86_64/abi/avx512fp16}/macros.h | 0 .../avx512fp16/test_3_element_struct_and_unions.c | 692 +++++++++++++ .../x86_64/abi/avx512fp16/test_basic_alignment.c | 45 + .../avx512fp16/test_basic_array_size_and_align.c | 43 + .../x86_64/abi/avx512fp16/test_basic_returning.c | 87 ++ .../x86_64/abi/avx512fp16/test_basic_sizes.c | 43 + .../avx512fp16/test_basic_struct_size_and_align.c | 42 + .../avx512fp16/test_basic_union_size_and_align.c | 40 + .../x86_64/abi/avx512fp16/test_complex_returning.c | 104 ++ .../x86_64/abi/avx512fp16/test_m64m128_returning.c | 73 ++ .../x86_64/abi/avx512fp16/test_passing_floats.c | 1066 ++++++++++++++++++++ .../x86_64/abi/avx512fp16/test_passing_m64m128.c | 510 ++++++++++ .../x86_64/abi/avx512fp16/test_passing_structs.c | 332 ++++++ .../x86_64/abi/avx512fp16/test_passing_unions.c | 335 ++++++ .../x86_64/abi/avx512fp16/test_struct_returning.c | 274 +++++ .../x86_64/abi/avx512fp16/test_varargs-m128.c | 164 +++ gcc/testsuite/gfortran.dg/gomp/flush-1.f90 | 8 + gcc/testsuite/gfortran.dg/gomp/flush-2.f90 | 9 +- gcc/testsuite/gfortran.dg/pr101327.f90 | 11 + gcc/testsuite/lib/target-supports.exp | 13 +- gcc/tree-ssa-pre.c | 97 +- gcc/tree-ssa-sccvn.c | 2 +- gcc/tree-ssa-threadedge.c | 9 +- gcc/tree-vect-loop.c | 4 +- gcc/tree-vect-slp.c | 69 +- gcc/tree.c | 3 +- gcc/tree.h | 11 +- gcc/wide-int.cc | 7 +- libgcc/ChangeLog | 21 + libgcc/Makefile.in | 2 +- libgcc/config/i386/64/t-softfp | 5 + libgcc/config/i386/_divhc3.c | 4 + libgcc/config/i386/_mulhc3.c | 4 + libgcc/config/i386/libgcc-glibc.ver | 20 + libgcc/config/i386/t-softfp | 21 +- libgfortran/ChangeLog | 20 + libgfortran/ISO_Fortran_binding-2-tmpl.h | 42 - libgfortran/ISO_Fortran_binding-3-tmpl.h | 5 - ...tran_binding-1-tmpl.h => ISO_Fortran_binding.h} | 77 ++ libgfortran/Makefile.am | 18 +- libgfortran/Makefile.in | 18 +- libgfortran/mk-kinds-h.sh | 25 +- libgo/go/runtime/hash32.go | 4 +- libgo/go/runtime/hash64.go | 4 +- libgomp/ChangeLog | 16 + libgomp/libgomp.texi | 203 +++- libgomp/testsuite/libgomp.c/target-43.c | 2 + 260 files changed, 13564 insertions(+), 634 deletions(-) create mode 100644 gcc/config/bpf/bpf-passes.def create mode 100644 gcc/config/bpf/coreout.c create mode 100644 gcc/config/bpf/coreout.h create mode 100644 gcc/config/i386/avx512fp16intrin.h create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-new21.C create mode 100644 gcc/testsuite/g++.dg/vect/pr102226.cc create mode 100644 gcc/testsuite/g++.target/i386/float16-1.C create mode 100644 gcc/testsuite/g++.target/i386/float16-2.C create mode 100644 gcc/testsuite/g++.target/i386/float16-3.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr102225.c create mode 100644 gcc/testsuite/gcc.dg/no_profile_instrument_function-attr-2.c create mode 100644 gcc/testsuite/gcc.dg/pr102207.c create mode 100644 gcc/testsuite/gcc.dg/pr102224.c create mode 100644 gcc/testsuite/gcc.dg/pr89984.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-attr-1.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-attr-2.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-attr-3.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-attr-4.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-builtin-1.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-builtin-2.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-builtin-3.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-lto-1.c create mode 100644 gcc/testsuite/gcc.target/bpf/core-section-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx-pr102224.c create mode 100644 gcc/testsuite/gcc.target/i386/avx-pr89984.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-10a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-10b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-12a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-12b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-1c.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-1d.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-1e.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-2a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-2b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-2c.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-3a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-3b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-3c.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-4.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-5.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-6.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-7.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-8.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-9a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-9b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vararg-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vararg-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vararg-3.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vararg-4.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vec_set_var.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-3a.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-3b.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-4a.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-4b.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-6.c create mode 100644 gcc/testsuite/gcc.target/i386/float16-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr101282.c create mode 100644 gcc/testsuite/gcc.target/i386/pr54855-12.c create mode 100644 gcc/testsuite/gcc.target/i386/pr54855-13.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-2a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-2b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-2c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85819-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89984-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89984-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-2.c create mode 100644 gcc/testsuite/gcc.target/i386/sse2-pr101059.c create mode 100644 gcc/testsuite/gcc.target/i386/sse3-pr101059.c create mode 100644 gcc/testsuite/gcc.target/i386/xorsign-avx.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr97142.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/abi-avx512fp16-xmm.exp create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/args.h create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/asm-support.S create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/avx512fp16-check.h create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/avx512fp16-xmm-check.h create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/defines.h create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/abi-avx512 [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/args.h copy gcc/testsuite/gcc.target/x86_64/abi/{avx => avx512fp16/m256h}/asm-support.S (100%) create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/avx512fp16 [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/test_m256_ [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m256h/test_varar [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/abi-avx512 [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/args.h copy gcc/testsuite/gcc.target/x86_64/abi/{avx512f => avx512fp16/m512h}/asm-support [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/avx512fp16 [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/test_m512_ [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/test_passi [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/m512h/test_varar [...] copy gcc/testsuite/gcc.target/{i386/iamcu => x86_64/abi/avx512fp16}/macros.h (100%) create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_3_element_s [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_alignment.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_array [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_returning.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_sizes.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_struc [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_basic_union [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_complex_ret [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_m64m128_ret [...] create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_passing_floats.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_passing_m64m128.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_passing_structs.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_passing_unions.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_struct_returning.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512fp16/test_varargs-m128.c create mode 100644 gcc/testsuite/gfortran.dg/pr101327.f90 create mode 100644 libgcc/config/i386/_divhc3.c create mode 100644 libgcc/config/i386/_mulhc3.c delete mode 100644 libgfortran/ISO_Fortran_binding-2-tmpl.h delete mode 100644 libgfortran/ISO_Fortran_binding-3-tmpl.h rename libgfortran/{ISO_Fortran_binding-1-tmpl.h => ISO_Fortran_binding.h} (73%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO updated (93d481d1d8 -> f2a13264fb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/binutils-gdb. from 93d481d1d8 Automatic date update in version.in adds 5a20fadc84 gdbtypes.c: Add the case for FIELD_LOC_KIND_DWARF_BLOCK adds ac11cca5b6 Add a sanity check to the init_nfp6000_mecsr_sec() function [...] adds 1faddd8d18 Fix potential uninitialised variable in microblaze assembler code. adds 1bced5243e Fix potential use on an uninitialised vairable in the MCore [...] adds 804439b4d7 Fix an illegal memory access triggered by disassembling corr [...] adds d9a2066df4 Remove some complaints.h includes adds 69e8e0afee [gdb/testsuite] Handle eof in gdb_internal_error_resync adds d327d1b34f gdb: rename gdb/testsuite/gdb.arch/riscv64-unwind-prologue-w [...] adds 5e1186b5b3 [gdb/testsuite] Handle internal-error in gdb_run_cmd adds b4d9dd5c35 Automatic date update in version.in adds b54509b844 PR28307, segfault in ppc64_elf_toc64_reloc adds 5d2deb81fa [gdb/testsuite] Handle internal-error in gdb_unload adds 3f1a2892e1 Fix illegal memory access triggered by an attempt to disasse [...] adds 540bf37b25 gdb/python: new function to add values into GDB's history adds 9dc2f26777 Fix an illegal memory access triggered by an atempt to disas [...] adds 611841bb1a gdb: make thread_info::executing private adds 90f4cc60f1 gdb: use bool instead of int in struct internal_problem adds 64dbf74d42 Revert: [AArch64] MTE corefile support adds 747656685b gdb: make use of std::string in utils.c adds 929ee488e9 Remove unused declaration from gdbserver/win32-low.h adds 116282d9d1 Automatic date update in version.in adds 5a0dcf6e0c gdb: sim: consolidate configure settings adds 3f87c57b90 gdb: aarch64: enable sim integration adds 551a11e1fb gdb: cris: enable sim integration adds 99aedb6243 sim: update configure target list adds 42f4615284 [gdb/build] Fix build with undefined CXX_STD_THREAD adds 351031f22a gdb: make thread_suspend_state::stop_pc optional adds beaddc1a80 PowerPC64: Avoid useless work on R_PPC64_TPREL34 adds 733ae98cb8 PowerPC64, sanity check r_offset in relocate_section adds 828a9ed9ca Fix unit test build on Windows adds c54d02bce6 gnulib: import various network functions adds 3660254ee0 Automatic date update in version.in adds 74e43bd231 sim: ppc: drop unnecessary config includes adds d0d2fb0a25 sim: ppc: align format string settings with common code adds c7dee84894 RISC-V: Pretty print values formed with lui and addiw. adds aa0380cc7e sim: microblaze: replace custom basic types with common ones adds 0c320e1bdc sim: ppc: enable -Wmissing-declarations & -Wmissing-prototypes adds 81f839676d sim: ppc: enable -Wpointer-sign warnings adds f2a13264fb sim: ppc: switch to common warning flags No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 19 + bfd/elf.c | 19 - bfd/elf32-ppc.c | 4 + bfd/elf32-score7.c | 4 +- bfd/elf32-xtensa.c | 2 + bfd/elf64-ppc.c | 200 +- bfd/elfxx-riscv.c | 7 + bfd/version.h | 2 +- bfd/xtensa-isa.c | 1 - binutils/ChangeLog | 8 + binutils/readelf.c | 2 - gas/config/tc-mcore.c | 9 +- gas/config/tc-microblaze.c | 2 +- gas/testsuite/gas/riscv/insn.d | 4 +- gas/testsuite/gas/riscv/li32.d | 6 +- gas/testsuite/gas/riscv/li64.d | 18 +- gas/testsuite/gas/riscv/lla64.d | 6 +- gdb/NEWS | 7 + gdb/breakpoint.c | 4 +- gdb/configure.tgt | 77 +- gdb/doc/python.texi | 14 + gdb/elfread.c | 1 - gdb/frame.c | 2 +- gdb/gdbthread.h | 52 +- gdb/gdbtypes.c | 4 + gdb/ia64-libunwind-tdep.c | 1 - gdb/infcmd.c | 6 +- gdb/inflow.c | 2 +- gdb/infrun.c | 29 +- gdb/linux-nat.c | 2 +- gdb/linux-thread-db.c | 2 +- gdb/maint.c | 23 +- gdb/python/py-value.c | 27 + gdb/python/python-internal.h | 1 + gdb/python/python.c | 2 + gdb/record-btrace.c | 2 +- gdb/target.c | 2 +- ...h-ld.c => riscv64-unwind-prologue-with-ld-lw.c} | 0 .../riscv64-unwind-prologue-with-ld-lw.exp | 2 +- gdb/testsuite/gdb.python/py-value.exp | 26 + gdb/testsuite/lib/gdb.exp | 12 + gdb/thread.c | 37 +- gdb/unittests/parallel-for-selftests.c | 3 +- gdb/utils.c | 83 +- gdb/windows-tdep.c | 1 - gdbserver/win32-low.h | 3 - gnulib/config.in | 18 + gnulib/configure | 3297 +++++++++++--------- gnulib/import/Makefile.am | 60 + gnulib/import/Makefile.in | 86 +- gnulib/import/accept.c | 52 + gnulib/import/bind.c | 49 + gnulib/import/connect.c | 56 + gnulib/import/listen.c | 49 + gnulib/import/m4/gnulib-cache.m4 | 12 + gnulib/import/m4/gnulib-comp.m4 | 51 + gnulib/import/setsockopt.c | 65 + gnulib/import/socket.c | 53 + gnulib/update-gnulib.sh | 6 + include/ChangeLog | 9 + include/elf/common.h | 6 - opcodes/nfp-dis.c | 7 +- opcodes/riscv-dis.c | 23 +- sim/configure | 44 +- sim/configure.ac | 11 +- sim/microblaze/interp.c | 8 +- sim/microblaze/microblaze.h | 19 +- sim/microblaze/microblaze.isa | 20 +- sim/microblaze/sim-main.h | 12 +- sim/ppc/Makefile.in | 5 +- sim/ppc/configure | 56 - sim/ppc/configure.ac | 38 - sim/ppc/debug.c | 2 +- sim/ppc/filter_filename.c | 4 - sim/ppc/hw_memory.c | 4 +- sim/ppc/hw_opic.c | 6 +- sim/ppc/sim_callbacks.h | 7 + 77 files changed, 2857 insertions(+), 2018 deletions(-) rename gdb/testsuite/gdb.arch/{riscv64-unwind-prologue-with-ld.c => riscv64-unwind [...] create mode 100644 gnulib/import/accept.c create mode 100644 gnulib/import/bind.c create mode 100644 gnulib/import/connect.c create mode 100644 gnulib/import/listen.c create mode 100644 gnulib/import/setsockopt.c create mode 100644 gnulib/import/socket.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO updated (403a4f6ce -> 0b770de25)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards 403a4f6ce 4: update: binutils-gcc-linux-glibc-llvm: 1 new 0b770de25 4: update: binutils-gcc-linux-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (403a4f6ce) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1612 -> 1560 bytes 02-prepare_abe/console.log.xz | Bin 2760 -> 2768 bytes 03-build_abe-binutils/console.log.xz | Bin 42856 -> 43492 bytes 04-build_abe-stage1/console.log.xz | Bin 92376 -> 93280 bytes 06-build_abe-linux/console.log.xz | Bin 9056 -> 9072 bytes 07-build_abe-glibc/console.log.xz | Bin 230832 -> 230460 bytes 08-build_abe-stage2/console.log.xz | Bin 207312 -> 207860 bytes 09-build_llvm-true/console.log.xz | Bin 58836 -> 59000 bytes 11-benchmark/benchmark-start.log | 2 +- 11-benchmark/benchmark.log | 51 +- 11-benchmark/console.log.xz | Bin 2516 -> 3116 bytes 12-check_regression/console.log.xz | Bin 1552 -> 1528 bytes 12-check_regression/results-0.csv | 216 +- 12-check_regression/results-1.csv | 201 +- 12-check_regression/results-brief.csv | 38 +- 12-check_regression/results-compare.csv | 22 +- 12-check_regression/results-full.csv | 218 +- 12-check_regression/results.csv | 46 +- 12-check_regression/results.log | 4016 ++++++++++++++++--------------- 13-update_baseline/console.log | 2324 +++++++++--------- 13-update_baseline/results-1.csv | 201 +- 13-update_baseline/results-brief.csv | 38 +- 13-update_baseline/results-full.csv | 194 +- 13-update_baseline/results.csv | 46 +- 13-update_baseline/results.log | 2270 +++++++++-------- jenkins/manifest.sh | 28 +- results_id | 2 +- 27 files changed, 4984 insertions(+), 4929 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/gcc-compare-results] branch master updated (e2d6f50 -> 3edb938)

by tcwg-buildslave

This is an automated email from the git hooks/post-receive script. "tcwg-buildslave pushed a change to branch master in repository toolchain/gcc-compare-results. from e2d6f50 From https://ci.linaro.org/job/tcwg_gcc_check-bisect-release- [...] new 3edb938 From https://ci.linaro.org/job/tcwg_gnu_native_check_gcc-bise [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../flaky/tcwg_gnu_native_check_gcc-release-arm.xfail | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 updated (730bf31b8fc8 -> a3fa7a101dcf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/linux. from 730bf31b8fc8 Merge tag 'tag-chrome-platform-for-v5.15' of git://git.ker [...] adds c68ed7945701 mm/vmstat: protect per cpu variables with preempt disable on RT adds 2b9b624f5aef mm: migrate: introduce a local variable to get the number [...] adds 68a9843f14b6 mm: migrate: fix the incorrect function name in comments adds 213ecb315751 mm: migrate: change to use bool type for 'page_was_mapped' adds 4b692e861619 kexec: move locking into do_kexec_load adds 5d700a0fd71d kexec: avoid compat_alloc_user_space adds 5b1b561ba73c mm: simplify compat_sys_move_pages adds e130242dc351 mm: simplify compat numa syscalls adds 59ab844eed9c compat: remove some compat entry points adds a7a08b275a8b arch: remove compat_alloc_user_space adds 4b42fb213678 mm/hmm: bypass devmap pte when all pfn requested flags are [...] adds 13db8c50477d mm/hugetlb: initialize hugetlb_usage in mm_init adds 32d4f4b782bb mm,vmscan: fix divide by zero in get_scan_count adds 053cfda10230 mm/page_alloc.c: avoid accessing uninitialized pcp page mi [...] adds 10994316089c mmap_lock: change trace and locking order adds 79d3705040c3 mm/kmemleak: allow __GFP_NOLOCKDEP passed to kmemleak's gfp adds 276aeee1c5fc mm/mempolicy: fix a race between offset_il_node and mpol_r [...] adds ddb13122aa7e nds32/setup: remove unused memblock_region variable in set [...] adds a3fa7a101dcf Merge branches 'akpm' and 'akpm-hotfixes' (patches from Andrew) No new revisions were added by this update. Summary of changes: arch/arm64/include/asm/compat.h | 5 - arch/arm64/include/asm/uaccess.h | 11 -- arch/arm64/include/asm/unistd32.h | 10 +- arch/arm64/lib/Makefile | 2 +- arch/arm64/lib/copy_in_user.S | 77 ----------- arch/mips/cavium-octeon/octeon-memcpy.S | 2 - arch/mips/include/asm/compat.h | 8 -- arch/mips/include/asm/uaccess.h | 26 ---- arch/mips/kernel/syscalls/syscall_n32.tbl | 10 +- arch/mips/kernel/syscalls/syscall_o32.tbl | 10 +- arch/mips/lib/memcpy.S | 11 -- arch/nds32/kernel/setup.c | 1 - arch/parisc/include/asm/compat.h | 6 - arch/parisc/include/asm/uaccess.h | 2 - arch/parisc/kernel/syscalls/syscall.tbl | 8 +- arch/parisc/lib/memcpy.c | 9 -- arch/powerpc/include/asm/compat.h | 16 --- arch/powerpc/kernel/syscalls/syscall.tbl | 10 +- arch/s390/include/asm/compat.h | 10 -- arch/s390/include/asm/uaccess.h | 3 - arch/s390/kernel/syscalls/syscall.tbl | 10 +- arch/s390/lib/uaccess.c | 63 --------- arch/sparc/include/asm/compat.h | 19 --- arch/sparc/kernel/process_64.c | 2 +- arch/sparc/kernel/signal32.c | 12 +- arch/sparc/kernel/signal_64.c | 8 +- arch/sparc/kernel/syscalls/syscall.tbl | 10 +- arch/x86/entry/syscalls/syscall_32.tbl | 4 +- arch/x86/entry/syscalls/syscall_64.tbl | 2 +- arch/x86/include/asm/compat.h | 13 -- arch/x86/include/asm/uaccess_64.h | 7 - include/linux/compat.h | 39 ++---- include/linux/hugetlb.h | 9 ++ include/linux/mmap_lock.h | 8 +- include/linux/uaccess.h | 10 -- include/uapi/asm-generic/unistd.h | 10 +- kernel/compat.c | 21 --- kernel/fork.c | 1 + kernel/kexec.c | 103 ++++++-------- kernel/sys_ni.c | 5 - mm/hmm.c | 5 +- mm/kmemleak.c | 3 +- mm/mempolicy.c | 214 +++++++++--------------------- mm/migrate.c | 61 +++++---- mm/page_alloc.c | 4 +- mm/vmscan.c | 2 +- mm/vmstat.c | 48 +++++++ 47 files changed, 267 insertions(+), 663 deletions(-) delete mode 100644 arch/arm64/lib/copy_in_user.S -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 updated (b6db7cd41cc -> 8f323c712ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/gcc. from b6db7cd41cc Daily bump. adds 60eec23b5ed Optimize vec_extract for 256/512-bit vector when index exce [...] adds 8f323c712ea Optimize v4sf reduction. No new revisions were added by this update. Summary of changes: gcc/config/i386/sse.md | 71 +++++++++++++++++++---- gcc/testsuite/gcc.target/i386/pr91103-1.c | 37 ++++++++++++ gcc/testsuite/gcc.target/i386/pr91103-2.c | 81 +++++++++++++++++++++++++++ gcc/testsuite/gcc.target/i386/sse2-pr101059.c | 32 +++++++++++ gcc/testsuite/gcc.target/i386/sse3-pr101059.c | 13 +++++ 5 files changed, 223 insertions(+), 11 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-2.c create mode 100644 gcc/testsuite/gcc.target/i386/sse2-pr101059.c create mode 100644 gcc/testsuite/gcc.target/i386/sse3-pr101059.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 updated (3660254ee0 -> b728479074)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/binutils-gdb. from 3660254ee0 Automatic date update in version.in adds 74e43bd231 sim: ppc: drop unnecessary config includes adds d0d2fb0a25 sim: ppc: align format string settings with common code adds c7dee84894 RISC-V: Pretty print values formed with lui and addiw. adds aa0380cc7e sim: microblaze: replace custom basic types with common ones adds 0c320e1bdc sim: ppc: enable -Wmissing-declarations & -Wmissing-prototypes adds 81f839676d sim: ppc: enable -Wpointer-sign warnings adds f2a13264fb sim: ppc: switch to common warning flags adds 7eb2a68f28 sim: mips: delete unused PSIZE define adds 287fbf951a sim: dv-sockser: move sim-main.h include after system includes adds 93aaa742b3 sim: cgen: workaround Windows VOID define adds 03de8f26e8 sim: dv-sockser: enable for mingw targets too new ee73abf25e sim: drop old O_NDELAY & FNBLOCK support new a13ab747e7 sim: ppc: enable use of gnulib new b728479074 sim: ppc: drop support for std-config.h overrides The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gas/testsuite/gas/riscv/insn.d | 4 +- gas/testsuite/gas/riscv/li32.d | 6 +-- gas/testsuite/gas/riscv/li64.d | 18 ++++----- gas/testsuite/gas/riscv/lla64.d | 6 +-- opcodes/riscv-dis.c | 23 ++++++++--- sim/common/cgen-types.h | 2 + sim/common/dv-sockser.c | 31 +++------------ sim/common/sim-io.c | 4 +- sim/configure | 12 +----- sim/m4/sim_ac_option_hardware.m4 | 15 +++---- sim/microblaze/interp.c | 8 ++-- sim/microblaze/microblaze.h | 19 +++------ sim/microblaze/microblaze.isa | 20 +++++----- sim/microblaze/sim-main.h | 12 +++--- sim/mips/sim-main.h | 2 - sim/ppc/Makefile.in | 29 ++++++-------- sim/ppc/basics.h | 2 +- sim/ppc/configure | 84 ---------------------------------------- sim/ppc/configure.ac | 60 ---------------------------- sim/ppc/cpu.c | 3 ++ sim/ppc/debug.c | 2 +- sim/ppc/defs.h | 12 ++++++ sim/ppc/device.c | 3 ++ sim/ppc/filter_filename.c | 4 -- sim/ppc/hw_memory.c | 4 +- sim/ppc/hw_opic.c | 6 ++- sim/ppc/inline.c | 2 +- sim/ppc/main.c | 8 ++-- sim/ppc/sim_callbacks.h | 7 ++++ 29 files changed, 128 insertions(+), 280 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 updated (1a24acb31 -> c949193eb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/base-artifacts. discards 1a24acb31 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 new c949193eb 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1a24acb31) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_build/master-a [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1568 -> 1836 bytes 02-prepare_abe/console.log.xz | Bin 2792 -> 2764 bytes 04-build_abe-binutils/console.log.xz | Bin 43296 -> 43500 bytes 05-build_abe-stage1/console.log.xz | Bin 71596 -> 71176 bytes 07-build_abe-linux/console.log.xz | Bin 9264 -> 9688 bytes 08-build_abe-glibc/console.log.xz | Bin 234012 -> 234424 bytes 09-build_abe-stage2/console.log.xz | Bin 189472 -> 189668 bytes 10-build_abe-gdb/console.log.xz | Bin 43400 -> 43172 bytes 11-build_abe-qemu/console.log.xz | Bin 30820 -> 30548 bytes 12-check_regression/console.log.xz | Bin 396 -> 396 bytes 13-update_baseline/console.log | 10 +++++----- jenkins/manifest.sh | 22 +++++++++++----------- 12 files changed, 16 insertions(+), 16 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/gcc-compare-results] branch master updated (f1cc060 -> e2d6f50)

by tcwg-buildslave

This is an automated email from the git hooks/post-receive script. "tcwg-buildslave pushed a change to branch master in repository toolchain/gcc-compare-results. from f1cc060 From https://ci.linaro.org/job/tcwg_gnu_native_check_gcc-bise [...] new e2d6f50 From https://ci.linaro.org/job/tcwg_gcc_check-bisect-release- [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../flaky/tcwg_gcc_check-release-aarch64.xfail | 979 +++++++++++++++++++++ 1 file changed, 979 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap updated (e66b9f6779f -> 8f323c712ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/gcc. from e66b9f6779f analyzer: fix ICE when discarding result of realloc [PR102225] adds 3c64582372c c++: Fix docs on assignment of virtual bases [PR60318] adds b6db7cd41cc Daily bump. adds 60eec23b5ed Optimize vec_extract for 256/512-bit vector when index exce [...] adds 8f323c712ea Optimize v4sf reduction. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 271 ++++++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 5 + gcc/analyzer/ChangeLog | 12 ++ gcc/c-family/ChangeLog | 9 + gcc/config/i386/sse.md | 71 +++++-- gcc/cp/ChangeLog | 15 ++ gcc/doc/trouble.texi | 7 +- gcc/fortran/ChangeLog | 5 + gcc/testsuite/ChangeLog | 165 ++++++++++++++++ gcc/testsuite/gcc.target/i386/pr91103-1.c | 37 ++++ gcc/testsuite/gcc.target/i386/pr91103-2.c | 81 ++++++++ gcc/testsuite/gcc.target/i386/sse2-pr101059.c | 32 +++ gcc/testsuite/gcc.target/i386/sse3-pr101059.c | 13 ++ libgcc/ChangeLog | 11 ++ 15 files changed, 721 insertions(+), 15 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91103-2.c create mode 100644 gcc/testsuite/gcc.target/i386/sse2-pr101059.c create mode 100644 gcc/testsuite/gcc.target/i386/sse3-pr101059.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits September 2021