This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 689482be856 [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use [...] new 9926acb6bf4 AMDGPU: Record SGPR spills when restoring too new 241ac1bd314 Support for inserting profile-directed cache prefetches
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/SIInstrInfo.cpp | 4 +- lib/Target/X86/CMakeLists.txt | 2 + lib/Target/X86/X86.h | 7 + lib/Target/X86/X86DiscriminateMemOps.cpp | 127 +++++++++++ lib/Target/X86/X86InsertPrefetch.cpp | 234 +++++++++++++++++++++ lib/Target/X86/X86TargetMachine.cpp | 2 + test/CodeGen/X86/discriminate-mem-ops.ll | 55 +++++ test/CodeGen/X86/insert-prefetch-inline.afdo | 4 + test/CodeGen/X86/insert-prefetch-inline.ll | 76 +++++++ .../X86/insert-prefetch-no-MachineMemOperand.ll | 46 ++++ test/CodeGen/X86/insert-prefetch-nomemop.afdo | 2 + test/CodeGen/X86/insert-prefetch-other.afdo | 3 + test/CodeGen/X86/insert-prefetch.afdo | 3 + test/CodeGen/X86/insert-prefetch.ll | 101 +++++++++ 14 files changed, 665 insertions(+), 1 deletion(-) create mode 100644 lib/Target/X86/X86DiscriminateMemOps.cpp create mode 100644 lib/Target/X86/X86InsertPrefetch.cpp create mode 100644 test/CodeGen/X86/discriminate-mem-ops.ll create mode 100644 test/CodeGen/X86/insert-prefetch-inline.afdo create mode 100644 test/CodeGen/X86/insert-prefetch-inline.ll create mode 100644 test/CodeGen/X86/insert-prefetch-no-MachineMemOperand.ll create mode 100644 test/CodeGen/X86/insert-prefetch-nomemop.afdo create mode 100644 test/CodeGen/X86/insert-prefetch-other.afdo create mode 100644 test/CodeGen/X86/insert-prefetch.afdo create mode 100644 test/CodeGen/X86/insert-prefetch.ll