This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig in repository toolchain/ci/binutils-gdb.
from 4a41f3face ld-plugin/pr24406-1.c: Correct buffer size to read adds f945dedfd3 Make ada_decode not use a static buffer adds ddd44b7053 sim: Add PRU simulator port adds e2e9097bd2 Add testsuite for the PRU simulator port adds 32a1adcccf gdb/readline: fix use of an undefined variable adds 627d4cc254 gdb/readline: Fix date in last ChangeLog entry adds 3868d2e9f1 Automatic date update in version.in adds 5d33705c7b Fix building gold with gcc-10. adds e449ea97eb [ARM]: Modify assembler to accept floating and signless data [...] adds 352f6bc3e5 PR25031, nm reports wrong address on 32bit adds e8f8842d90 Arm: Fix out of range conditional branch (PR/24991) adds 3d4352200e [gdb/tdep] Handle mxcsr kernel bug on Intel Skylake CPUs adds 33637ecac8 Automatic date update in version.in adds 6ba2ed48c8 Silence a build-time warning about constant comparisons when [...] adds 9a24a2763d SORT_BY_INIT_PRIORITY adds 858f25f0dd Remove make_hex_string
No new revisions were added by this update.
Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 8 + binutils/nm.c | 104 ++- gas/ChangeLog | 11 + gas/config/tc-arm.c | 33 +- gas/testsuite/gas/arm/mve-vldr-bad-3.l | 34 + gas/testsuite/gas/arm/mve-vldr-bad-3.s | 13 +- gas/testsuite/gas/arm/mve-vstrldr-1.d | 17 + gas/testsuite/gas/arm/mve-vstrldr-1.s | 13 + gas/testsuite/gas/arm/pr24991.d | 4 + gas/testsuite/gas/arm/pr24991.l | 2 + gas/testsuite/gas/arm/pr24991.s | 5 + gdb/ChangeLog | 32 + gdb/NEWS | 4 + gdb/ada-exp.y | 2 +- gdb/ada-lang.c | 63 +- gdb/ada-lang.h | 2 +- gdb/ada-varobj.c | 6 +- gdb/amd64-linux-nat.c | 6 + gdb/dwarf-index-write.c | 9 +- gdb/python/py-objfile.c | 5 +- gdb/testsuite/ChangeLog | 5 + gdb/testsuite/gdb.arch/amd64-init-x87-values.exp | 19 +- gdb/utils.c | 16 - gdb/utils.h | 5 - gold/ChangeLog | 4 + gold/descriptors.cc | 1 + ld/ChangeLog | 15 + ld/emultempl/avrelf.em | 8 +- ld/ld.texi | 21 +- ld/ldlang.c | 64 +- readline/ChangeLog.gdb | 6 + readline/display.c | 3 +- sim/ChangeLog | 6 + sim/MAINTAINERS | 1 + sim/common/ChangeLog | 5 + sim/common/gennltvals.sh | 4 + sim/common/nltvals.def | 31 + sim/configure | 8 + sim/configure.tgt | 3 + sim/pru/ChangeLog | 11 + sim/pru/Makefile.in | 29 + sim/{aarch64 => pru}/aclocal.m4 | 0 sim/{aarch64 => pru}/config.in | 0 sim/{avr => pru}/configure | 0 sim/pru/configure.ac | 31 + sim/pru/interp.c | 848 +++++++++++++++++++++++ sim/pru/pru.h | 110 +++ sim/pru/pru.isa | 249 +++++++ sim/pru/sim-main.h | 91 +++ sim/testsuite/ChangeLog | 4 + sim/testsuite/configure | 3 + sim/testsuite/sim/pru/ChangeLog | 13 + sim/testsuite/sim/pru/add.s | 40 ++ sim/testsuite/sim/pru/allinsn.exp | 33 + sim/testsuite/sim/pru/dmem-zero-pass.s | 29 + sim/testsuite/sim/pru/dmem-zero-trap.s | 32 + sim/testsuite/sim/pru/dram.s | 72 ++ sim/testsuite/sim/pru/jmp.s | 40 ++ sim/testsuite/sim/pru/loop-imm.s | 43 ++ sim/testsuite/sim/pru/loop-reg.s | 44 ++ sim/testsuite/sim/pru/mul.s | 89 +++ sim/testsuite/sim/pru/subreg.s | 40 ++ sim/testsuite/sim/pru/testutils.inc | 100 +++ 64 files changed, 2371 insertions(+), 180 deletions(-) create mode 100644 gas/testsuite/gas/arm/pr24991.d create mode 100644 gas/testsuite/gas/arm/pr24991.l create mode 100644 gas/testsuite/gas/arm/pr24991.s create mode 100644 sim/pru/ChangeLog create mode 100644 sim/pru/Makefile.in copy sim/{aarch64 => pru}/aclocal.m4 (100%) copy sim/{aarch64 => pru}/config.in (100%) copy sim/{avr => pru}/configure (100%) create mode 100644 sim/pru/configure.ac create mode 100644 sim/pru/interp.c create mode 100644 sim/pru/pru.h create mode 100644 sim/pru/pru.isa create mode 100644 sim/pru/sim-main.h create mode 100644 sim/testsuite/sim/pru/ChangeLog create mode 100644 sim/testsuite/sim/pru/add.s create mode 100644 sim/testsuite/sim/pru/allinsn.exp create mode 100644 sim/testsuite/sim/pru/dmem-zero-pass.s create mode 100644 sim/testsuite/sim/pru/dmem-zero-trap.s create mode 100644 sim/testsuite/sim/pru/dram.s create mode 100644 sim/testsuite/sim/pru/jmp.s create mode 100644 sim/testsuite/sim/pru/loop-imm.s create mode 100644 sim/testsuite/sim/pru/loop-reg.s create mode 100644 sim/testsuite/sim/pru/mul.s create mode 100644 sim/testsuite/sim/pru/subreg.s create mode 100644 sim/testsuite/sim/pru/testutils.inc