This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross in repository toolchain/ci/binutils-gdb.
from fcc99c428a testsuite, dwarf2: use @DW_INL_declared_inlined in a test adds d4015fc5aa Automatic date update in version.in adds f6a1f95749 CSKY: Fix special_function in howto table adds ddfe525f28 RISC-V: PR27584, surpress local and empty name symbols for nm. adds d0ecdcddc3 Make objcopy -p work when an output file is specified adds 985e026451 PR27725, better objcopy -p times adds 54b4dcc530 gdb: refactor the initialization file lookup code adds 92e4e97a9f gdb: process early initialization files and command line options adds 5809fbf2e2 gdb: add "set startup-quietly" command adds 4c79248a46 PR27734, get_stat_atime_ns/get_stat_mtime_ns might not use p [...] adds 9e5e03df52 Use block_symbol in var_value_operation adds 644a2e75ac Use common_val_print_checked in print_variable_and_value adds a15a276b46 Avoid crash in Ada value printing with optimized-out array adds 41f14dc862 gdb/testsuite: use foreach_with_prefix in gdb.threads/fork-p [...] adds fd5c30cde5 gdb/testsuite: don't include paths in test names adds c45ecc9d16 gdb fbsd-nat: Use new-style debug macros adds 10737236a0 sim: Add SIM_EXTRA_CFLAGS after CSEARCH. adds f00b50d057 sim frv: Add a missing return value for frvbf_check_acc_range. adds 599a6ff01e sim lm32: Use a known-good shell with genmloop.sh. adds 32b14776a0 sim mn10300: Fix igen generation. adds 2694bce941 sim erc32: Add include path for readline. adds 971cd33fc6 Automatic date update in version.in adds ad7c46164f undefined reference to get_stat_atime adds a8ab209320 RISC-V: compress "addi d,CV,z" to "c.mv d,CV" adds a21b96dd66 Update the ChangeLog, and add the missing entries. adds 768589d180 RISC-V: PR27436, make operand C> work the same as >. adds 6f8f6017a0 PR27567, Linking PE files adds alignment section flags to ex [...] adds 1b6b755e91 Print bfloat16 DWARF types correctly adds 100e914da3 aarch64: Define RME system registers adds 321d0cd7e7 gdb/testsuite: use -gdwarf-4 in simavr board
No new revisions were added by this update.
Summary of changes: bfd/ChangeLog | 24 +++ bfd/coffcode.h | 16 +- bfd/elf32-csky.c | 120 +++++------ bfd/elfnn-riscv.c | 11 ++ bfd/version.h | 2 +- binutils/ChangeLog | 36 ++++ binutils/config.in | 22 +++ binutils/configure | 182 ++++++++++++++--- binutils/configure.ac | 65 ++++-- binutils/objcopy.c | 13 +- binutils/rename.c | 113 +++++++++-- binutils/testsuite/binutils-all/objcopy.exp | 12 ++ gas/ChangeLog | 27 ++- gas/config/tc-riscv.c | 5 +- gas/testsuite/gas/aarch64/rme-invalid.d | 3 + gas/testsuite/gas/aarch64/rme-invalid.l | 2 + gas/testsuite/gas/aarch64/rme-invalid.s | 4 + gas/testsuite/gas/aarch64/rme.d | 14 ++ gas/testsuite/gas/aarch64/rme.s | 10 + gas/testsuite/gas/riscv/c-zero-imm.d | 16 +- gas/testsuite/gas/riscv/c-zero-imm.s | 2 +- gas/testsuite/gas/riscv/shamt-32.d | 3 + gas/testsuite/gas/riscv/shamt-32.l | 13 ++ gas/testsuite/gas/riscv/shamt-32.s | 31 +++ gas/testsuite/gas/riscv/shamt-64.d | 3 + gas/testsuite/gas/riscv/shamt-64.l | 7 + gas/testsuite/gas/riscv/shamt-64.s | 46 +++++ gdb/ChangeLog | 86 +++++++- gdb/NEWS | 19 ++ gdb/ada-exp.h | 4 +- gdb/ada-exp.y | 25 ++- gdb/ada-lang.c | 19 +- gdb/ada-valprint.c | 5 +- gdb/arch-utils.c | 8 +- gdb/ax-gdb.c | 6 +- gdb/c-exp.y | 13 +- gdb/config.in | 3 + gdb/configure | 6 + gdb/configure.ac | 3 + gdb/d-exp.y | 3 +- gdb/doc/ChangeLog | 14 ++ gdb/doc/gdb.texinfo | 129 +++++++++++- gdb/eval.c | 24 +-- gdb/expop.h | 33 +++- gdb/expprint.c | 9 + gdb/fbsd-nat.c | 58 +++--- gdb/go-exp.y | 3 +- gdb/m2-exp.y | 7 +- gdb/main.c | 253 ++++++++++++++++++------ gdb/p-exp.y | 6 +- gdb/parse.c | 4 +- gdb/printcmd.c | 2 +- gdb/rust-exp.y | 2 +- gdb/testsuite/ChangeLog | 32 +++ gdb/testsuite/boards/simavr.exp | 4 + gdb/testsuite/gdb.base/early-init-file.c | 22 +++ gdb/testsuite/gdb.base/early-init-file.exp | 148 ++++++++++++++ gdb/testsuite/gdb.dwarf2/arr-stride.exp | 33 +++- gdb/testsuite/gdb.dwarf2/dw2-bfloat16.exp | 82 ++++++++ gdb/testsuite/gdb.python/py-parameter.exp | 3 +- gdb/testsuite/gdb.threads/fork-plus-threads.exp | 10 +- gdb/testsuite/lib/gdb-utils.exp | 1 + gdb/top.c | 33 ++++ gdb/top.h | 5 + include/ChangeLog | 12 ++ include/coff/internal.h | 2 +- include/coff/pe.h | 9 +- include/coff/ti.h | 5 +- include/coff/z80.h | 5 +- opcodes/ChangeLog | 9 + opcodes/aarch64-opc.c | 4 + opcodes/riscv-opc.c | 1 + sim/common/ChangeLog | 6 + sim/common/Make-common.in | 7 +- sim/erc32/ChangeLog | 7 + sim/erc32/Makefile.in | 6 +- sim/erc32/configure | 8 +- sim/erc32/configure.ac | 3 + sim/frv/ChangeLog | 4 + sim/frv/traps.c | 2 +- sim/lm32/ChangeLog | 4 + sim/lm32/Makefile.in | 2 +- sim/mn10300/ChangeLog | 5 + sim/mn10300/Makefile.in | 5 +- sim/mn10300/mn10300.igen | 1 + 85 files changed, 1672 insertions(+), 354 deletions(-) create mode 100644 gas/testsuite/gas/aarch64/rme-invalid.d create mode 100644 gas/testsuite/gas/aarch64/rme-invalid.l create mode 100644 gas/testsuite/gas/aarch64/rme-invalid.s create mode 100644 gas/testsuite/gas/aarch64/rme.d create mode 100644 gas/testsuite/gas/aarch64/rme.s create mode 100644 gas/testsuite/gas/riscv/shamt-32.d create mode 100644 gas/testsuite/gas/riscv/shamt-32.l create mode 100644 gas/testsuite/gas/riscv/shamt-32.s create mode 100644 gas/testsuite/gas/riscv/shamt-64.d create mode 100644 gas/testsuite/gas/riscv/shamt-64.l create mode 100644 gas/testsuite/gas/riscv/shamt-64.s create mode 100644 gdb/testsuite/gdb.base/early-init-file.c create mode 100644 gdb/testsuite/gdb.base/early-init-file.exp create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-bfloat16.exp