This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-norov-allyesconfig in repository toolchain/ci/qemu.
from 63b38f6c85 Merge tag 'pull-target-arm-20220707' of https://git.linaro.o [...] new 7a867dd57a target/arm: Handle SME in aarch64_cpu_dump_state new e67cd1cac2 target/arm: Add infrastructure for disas_sme new 75fe83564a target/arm: Trap non-streaming usage when Streaming SVE is active new 7160c8c55a target/arm: Mark ADR as non-streaming new 39001c6b9b target/arm: Mark RDFFR, WRFFR, SETFFR as non-streaming new ca363d233f target/arm: Mark BDEP, BEXT, BGRP, COMPACT, FEXPA, FTSSEL as [...] new 4464ee3634 target/arm: Mark PMULL, FMMLA as non-streaming new 7272e98a74 target/arm: Mark FTSMUL, FTMAD, FADDA as non-streaming new d79f3d5f2f target/arm: Mark SMMLA, UMMLA, USMMLA as non-streaming new 46feb36151 target/arm: Mark string/histo/crypto as non-streaming new 765ff97df3 target/arm: Mark gather/scatter load/store as non-streaming new e1d1a64326 target/arm: Mark gather prefetch as non-streaming new ccb1cefc38 target/arm: Mark LDFF1 and LDNF1 as non-streaming new 3ebc26e79d target/arm: Mark LD1RO as non-streaming new 3d74825f4d target/arm: Add SME enablement checks new 285b1d5fce target/arm: Handle SME in sve_access_check new 0d93576034 target/arm: Implement SME RDSVL, ADDSVL, ADDSPL new ad939afbfa target/arm: Implement SME ZERO new e9ad3ef19e target/arm: Implement SME MOVA new 7390e0e9ab target/arm: Implement SME LD1, ST1 new 8713f73e53 target/arm: Export unpredicated ld/st from translate-sve.c new 4c46a5f12c target/arm: Implement SME LDR, STR new bc4420d9bd target/arm: Implement SME ADDHA, ADDVA new 558e956c71 target/arm: Implement FMOPA, FMOPS (non-widening) new 920f640d39 target/arm: Implement BFMOPA, BFMOPS new 3916841ac7 target/arm: Implement FMOPA, FMOPS (widening) new 23a5e3859f target/arm: Implement SME integer outer product new 598ab0b24c target/arm: Implement PSEL new 7dbfafc157 target/arm: Implement REVD new 6b5a3bdf3a target/arm: Implement SCLAMP, UCLAMP new 04fbce7639 target/arm: Reset streaming sve state on exception boundaries new 78cb977666 target/arm: Enable SME for -cpu max new 95aa4fdd58 linux-user/aarch64: Clear tpidr2_el0 if CLONE_SETTLS new 2a98579711 linux-user/aarch64: Reset PSTATE.SM on syscalls new 4a29c36316 linux-user/aarch64: Add SM bit to SVE signal context new 5726597c3b linux-user/aarch64: Tidy target_restore_sigframe error return new affb1a50b9 linux-user/aarch64: Do not allow duplicate or short sve records new 8e5e19ee41 linux-user/aarch64: Verify extra record lock succeeded new d3b4f7170f linux-user/aarch64: Move sve record checks into restore new 78fd56ba13 linux-user/aarch64: Implement SME signal handling new fd72f5d0ba linux-user: Rename sve prctls new 24d87c187c linux-user/aarch64: Implement PR_SME_GET_VL, PR_SME_SET_VL new 4630353559 target/arm: Only set ZEN in reset if SVE present new 78011586b9 target/arm: Enable SME for user-only new f9982ceaf2 linux-user/aarch64: Add SME related hwcap entries new 9fed1bca6b Merge tag 'pull-target-arm-20220711' of https://git.linaro.o [...]
The 46 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: docs/system/arm/emulation.rst | 4 + linux-user/aarch64/cpu_loop.c | 9 + linux-user/aarch64/signal.c | 241 ++++++-- linux-user/aarch64/target_cpu.h | 5 +- linux-user/aarch64/target_prctl.h | 62 +- linux-user/elfload.c | 20 + linux-user/syscall.c | 28 +- target/arm/cpu.c | 35 +- target/arm/cpu.h | 7 + target/arm/cpu64.c | 11 + target/arm/helper-sme.h | 126 ++++ target/arm/helper-sve.h | 4 + target/arm/helper.c | 56 +- target/arm/helper.h | 18 + target/arm/meson.build | 3 + target/arm/sme-fa64.decode | 60 ++ target/arm/sme.decode | 88 +++ target/arm/sme_helper.c | 1140 +++++++++++++++++++++++++++++++++++++ target/arm/sve.decode | 41 +- target/arm/sve_helper.c | 28 + target/arm/translate-a64.c | 103 +++- target/arm/translate-a64.h | 45 ++ target/arm/translate-sme.c | 373 ++++++++++++ target/arm/translate-sve.c | 393 ++++++++++--- target/arm/translate-vfp.c | 12 + target/arm/translate.c | 2 + target/arm/translate.h | 16 + target/arm/vec_helper.c | 24 + 28 files changed, 2820 insertions(+), 134 deletions(-) create mode 100644 target/arm/sme-fa64.decode create mode 100644 target/arm/sme.decode create mode 100644 target/arm/translate-sme.c