This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean in repository toolchain/ci/binutils-gdb.
from 46276d3ca2 Automatic date update in version.in adds 66cc044255 gdb: fix remote-sim.c build adds 9abcdc10b2 RISC-V: Don't separate pcgp relaxation to another relax pass. adds c628f812eb RISC-V: Added ld testcase for pcgp relaxation. adds 431be556b0 gdb: make disassembler fprintf callback a static member function adds 8b87fbe6bb gdb/python: new gdb.architecture_names function adds 625f7b1cdc gdb/python: move gdb.Membuf support into a new file adds d5684c961f [gdb/testsuite] Fix FAILs in gdb.mi/mi-breakpoint-changed.exp adds 5d71c60df5 [gdb/testsuite] Fix gdb.threads/linux-dp.exp adds 63b868ddf8 Remove unused variables from gdbserver's Makefile adds aab00c2dff Fix 'uninstall' target adds c8480b58e1 x86: Add -muse-unaligned-vector-move to assembler adds eaf4a97352 Automatic date update in version.in
No new revisions were added by this update.
Summary of changes: bfd/elfnn-riscv.c | 354 +++++++++++---------- bfd/elfxx-riscv.h | 5 - bfd/version.h | 2 +- gas/NEWS | 3 + gas/config/tc-i386.c | 39 +++ gas/doc/c-i386.texi | 6 + gas/testsuite/gas/i386/i386.exp | 2 + gas/testsuite/gas/i386/unaligned-vector-move.d | 22 ++ gas/testsuite/gas/i386/unaligned-vector-move.s | 15 + .../gas/i386/x86-64-unaligned-vector-move.d | 23 ++ gdb/Makefile.in | 13 +- gdb/NEWS | 4 + gdb/disasm.c | 31 +- gdb/disasm.h | 3 + gdb/doc/python.texi | 9 + gdb/python/py-arch.c | 23 ++ gdb/python/py-inferior.c | 182 +---------- gdb/python/py-membuf.c | 226 +++++++++++++ gdb/python/python-internal.h | 6 + gdb/python/python.c | 5 + gdb/remote-sim.c | 9 +- gdb/testsuite/gdb.mi/mi-breakpoint-changed.exp | 4 +- gdb/testsuite/gdb.python/py-arch.exp | 51 +++ gdb/testsuite/gdb.threads/linux-dp.exp | 2 +- gdbserver/Makefile.in | 32 +- ld/emultempl/riscvelf.em | 8 +- ld/testsuite/ld-riscv-elf/align-small-region.d | 12 + ld/testsuite/ld-riscv-elf/align-small-region.ld | 12 + ld/testsuite/ld-riscv-elf/align-small-region.s | 7 + ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 5 +- .../ld-riscv-elf/{pcgp-relax.d => pcgp-relax-01.d} | 2 +- .../ld-riscv-elf/{pcgp-relax.s => pcgp-relax-01.s} | 0 ld/testsuite/ld-riscv-elf/pcgp-relax-02.d | 15 + ld/testsuite/ld-riscv-elf/pcgp-relax-02.s | 18 ++ ld/testsuite/ld-riscv-elf/restart-relax.d | 14 - ld/testsuite/ld-riscv-elf/restart-relax.s | 17 - 36 files changed, 729 insertions(+), 452 deletions(-) create mode 100644 gas/testsuite/gas/i386/unaligned-vector-move.d create mode 100644 gas/testsuite/gas/i386/unaligned-vector-move.s create mode 100644 gas/testsuite/gas/i386/x86-64-unaligned-vector-move.d create mode 100644 gdb/python/py-membuf.c create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.d create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.ld create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.s rename ld/testsuite/ld-riscv-elf/{pcgp-relax.d => pcgp-relax-01.d} (94%) rename ld/testsuite/ld-riscv-elf/{pcgp-relax.s => pcgp-relax-01.s} (100%) create mode 100644 ld/testsuite/ld-riscv-elf/pcgp-relax-02.d create mode 100644 ld/testsuite/ld-riscv-elf/pcgp-relax-02.s delete mode 100644 ld/testsuite/ld-riscv-elf/restart-relax.d delete mode 100644 ld/testsuite/ld-riscv-elf/restart-relax.s