This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/llvm-monorepo.
from 03493334533 NFC: Fix case of CommentVisitor::Visit methods adds 52e176178d4 [SelectionDAG][AArch64][X86] Move legalization of vector MU [...] adds b9a9b3217a6 [libcxx] Remove bad_array_length adds a171732fc04 First part of P0482 - Establish that char8_t is an integral [...] adds 21e15e5ec13 Revert "NFC: Fix case of CommentVisitor::Visit methods" adds 4d2578fbada [MachineScheduler] Order FI-based memops based on stack direction adds 8bac748a3ea [OpenMP] Add stubs for Task affinity API adds 1efb02c3102 Revert commit r347904 because it broke older compilers adds d0e256ca911 [WebAssembly] Allow undefined symbols when building shared [...] adds 65adc2f70aa Introduce MaxUsesToExplore argument to capture tracking adds e58edaf19a7 Revert r347871 "Fix: Add support for TFE/LWE in image intrinsic" adds af5a7ab823b [X86] Change the pre-type legalization DAG combine added in [...] adds b17effa39da Adding .vscode to svn:ignore adds 742d52661d1 [RISCV] Implement codegen for cmpxchg on RV32IA adds 7ef9bbac245 [OpenMP] Add a new version of the SPMD deinit kernel function adds b747925c93f [obj2yaml] [COFF] Write RVA instead of VA for sections, fix [...] adds a4cdf653580 [DAGCombiner] narrow truncated binops adds b13512bfe76 Comment tweak requested in code review. NFC adds 241c9412db9 [OPENMP][NVPTX]Call get __kmpc_global_thread_num in worker [...] adds 7bbff320bac [libcxx] Make UNSUPPORTED for std::async test more fine grained new 10e97d6e496 Produce an error on non-encodable offsets for darwin ARM sc [...] new d537ac56aba [WebAssembly] Expand unavailable integer operations for vectors new 970917b47db [lldbsuite] Build with -gdwarf on Windows new f0a48928810 [gn build] Add a script checking if sources in BUILD.gn and [...] new 085501a6ab2 [-gmodules] Honor -fdebug-prefix-map in the debug info insi [...] new cac968b9e0c [gn build] Add template for running llvm-tblgen and use it [...] new 1fa5982cf53 [gn build] Set +x bit on .py files in llvm/utils/gn/build. new 0f2b5552536 [gn build] merge r346978 and r347741. new f1b721f6ec8 First part of P0482 - Establish that char8_t is an integral [...]
The 9 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang/include/clang/AST/CommentVisitor.h | 12 +- clang/lib/AST/ASTDumper.cpp | 42 +- clang/lib/CodeGen/CGOpenMPRuntimeNVPTX.cpp | 22 +- .../CodeGen/ObjectFilePCHContainerOperations.cpp | 2 + clang/lib/Frontend/CompilerInvocation.cpp | 6 + clang/test/Modules/module-debuginfo-prefix.m | 23 + clang/test/OpenMP/nvptx_target_codegen.cpp | 2 +- .../test/OpenMP/nvptx_target_parallel_codegen.cpp | 4 +- .../nvptx_target_parallel_proc_bind_codegen.cpp | 6 +- .../nvptx_target_parallel_reduction_codegen.cpp | 6 +- clang/test/OpenMP/nvptx_target_teams_codegen.cpp | 2 +- ...arget_teams_distribute_parallel_for_codegen.cpp | 8 +- ...istribute_parallel_for_generic_mode_codegen.cpp | 2 +- ..._teams_distribute_parallel_for_simd_codegen.cpp | 8 +- .../test/OpenMP/nvptx_teams_reduction_codegen.cpp | 4 +- libcxx/docs/ReleaseNotes.rst | 8 + libcxx/include/__config | 2 - libcxx/include/limits | 1 + libcxx/include/new | 35 - libcxx/include/type_traits | 3 + libcxx/lib/abi/CHANGELOG.TXT | 29 + libcxx/lib/abi/x86_64-apple-darwin.v1.abilist | 18 - libcxx/lib/abi/x86_64-apple-darwin.v2.abilist | 18 - libcxx/lib/libc++abi2.exp | 10 - libcxx/src/support/runtime/exception_fallback.ipp | 16 - libcxx/src/support/runtime/exception_glibcxx.ipp | 5 - libcxx/src/support/runtime/exception_libcxxrt.ipp | 15 - libcxx/src/support/runtime/exception_msvc.ipp | 14 - .../new.badlength/bad_array_length.pass.cpp | 37 - .../const_data_members.pass.cpp | 10 + .../numeric.limits.members/denorm_min.pass.cpp | 5 + .../limits/numeric.limits.members/digits.pass.cpp | 5 + .../numeric.limits.members/digits10.pass.cpp | 5 + .../limits/numeric.limits.members/epsilon.pass.cpp | 5 + .../numeric.limits.members/has_denorm.pass.cpp | 5 + .../has_denorm_loss.pass.cpp | 5 + .../numeric.limits.members/has_infinity.pass.cpp | 5 + .../numeric.limits.members/has_quiet_NaN.pass.cpp | 5 + .../has_signaling_NaN.pass.cpp | 5 + .../numeric.limits.members/infinity.pass.cpp | 5 + .../numeric.limits.members/is_bounded.pass.cpp | 5 + .../numeric.limits.members/is_exact.pass.cpp | 5 + .../numeric.limits.members/is_iec559.pass.cpp | 5 + .../numeric.limits.members/is_integer.pass.cpp | 5 + .../numeric.limits.members/is_modulo.pass.cpp | 5 + .../numeric.limits.members/is_signed.pass.cpp | 5 + .../limits/numeric.limits.members/lowest.pass.cpp | 5 + .../limits/numeric.limits.members/max.pass.cpp | 5 + .../numeric.limits.members/max_digits10.pass.cpp | 5 + .../numeric.limits.members/max_exponent.pass.cpp | 5 + .../numeric.limits.members/max_exponent10.pass.cpp | 5 + .../limits/numeric.limits.members/min.pass.cpp | 5 + .../numeric.limits.members/min_exponent.pass.cpp | 5 + .../numeric.limits.members/min_exponent10.pass.cpp | 5 + .../numeric.limits.members/quiet_NaN.pass.cpp | 5 + .../limits/numeric.limits.members/radix.pass.cpp | 5 + .../numeric.limits.members/round_error.pass.cpp | 5 + .../numeric.limits.members/round_style.pass.cpp | 5 + .../numeric.limits.members/signaling_NaN.pass.cpp | 5 + .../tinyness_before.pass.cpp | 5 + .../limits/numeric.limits.members/traps.pass.cpp | 5 + .../futures.async/async_race.38682.pass.cpp | 9 +- .../meta.unary/meta.unary.cat/is_integral.pass.cpp | 3 + libcxxabi/src/stdlib_exception.cpp | 30 - lld/test/wasm/shared.ll | 27 +- lld/wasm/Driver.cpp | 16 +- .../Python/lldbsuite/test/make/Makefile.rules | 6 + llvm/include/llvm/Analysis/CaptureTracking.h | 23 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 6 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 5 + llvm/lib/Analysis/CaptureTracking.cpp | 20 +- llvm/lib/CodeGen/AtomicExpandPass.cpp | 34 +- llvm/lib/CodeGen/MachineScheduler.cpp | 22 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 22 + .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 2 + llvm/lib/IR/DebugInfoMetadata.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 67 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 13 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 54 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 4 - llvm/lib/Target/AMDGPU/AMDGPU.td | 10 - llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 6 - llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 7 - llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 1 - llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 - llvm/lib/Target/AMDGPU/MIMGInstructions.td | 10 +- llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp | 181 ----- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 342 ++------- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 36 - llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 1 - .../ARM/MCTargetDesc/ARMMachObjectWriter.cpp | 20 + llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp | 104 +++ llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 21 + llvm/lib/Target/RISCV/RISCVISelLowering.h | 7 + llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 47 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 84 +-- .../Transforms/InstCombine/InstCombineInternal.h | 3 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 18 +- llvm/test/CodeGen/AArch64/arm64-memset-inline.ll | 6 +- llvm/test/CodeGen/AMDGPU/cgp-bitfield-extract.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.dim.ll | 438 +----------- .../AMDGPU/llvm.amdgcn.image.load.a16.d16.ll | 12 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.load.a16.ll | 12 +- .../AMDGPU/llvm.amdgcn.image.sample.d16.dim.ll | 53 -- .../CodeGen/AMDGPU/llvm.amdgcn.image.sample.dim.ll | 186 ----- llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll | 769 +++++++++++++++++++++ llvm/test/CodeGen/X86/2008-09-11-CoalescerBug2.ll | 2 +- .../CodeGen/X86/2010-08-04-MaskedSignedCompare.ll | 2 +- llvm/test/CodeGen/X86/add-sub-nsw-nuw.ll | 2 +- llvm/test/CodeGen/X86/bool-math.ll | 6 +- llvm/test/CodeGen/X86/clear-lowbits.ll | 114 ++- llvm/test/CodeGen/X86/cmov.ll | 2 +- llvm/test/CodeGen/X86/combine-sdiv.ll | 3 +- llvm/test/CodeGen/X86/combine-udiv.ll | 48 +- llvm/test/CodeGen/X86/extract-bits.ll | 250 +++---- llvm/test/CodeGen/X86/extract-lowbits.ll | 216 +++--- llvm/test/CodeGen/X86/fshl.ll | 4 +- llvm/test/CodeGen/X86/fshr.ll | 6 +- llvm/test/CodeGen/X86/funnel-shift-rot.ll | 25 +- llvm/test/CodeGen/X86/funnel-shift.ll | 8 +- llvm/test/CodeGen/X86/pr32284.ll | 3 +- llvm/test/CodeGen/X86/pr37879.ll | 2 - llvm/test/CodeGen/X86/rot16.ll | 4 +- llvm/test/CodeGen/X86/rotate.ll | 18 +- llvm/test/CodeGen/X86/rotate4.ll | 36 +- llvm/test/CodeGen/X86/schedule-x86-64-shld.ll | 12 +- llvm/test/CodeGen/X86/scheduler-backtracking.ll | 254 +++---- llvm/test/CodeGen/X86/test-shrink.ll | 11 +- llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll | 12 +- llvm/test/CodeGen/X86/xchg-nofold.ll | 2 +- .../MC/MachO/ARM/bad-darwin-ARM-offset-scattered.s | 15 + .../AMDGPU/amdgcn-demanded-vector-elts.ll | 23 - llvm/test/tools/yaml2obj/coff-arm64.yaml | 11 +- llvm/tools/obj2yaml/coff2yaml.cpp | 2 +- llvm/utils/gn/README.rst | 18 + llvm/utils/gn/build/run_tablegen.py | 8 + .../utils/gn/build/sync_source_lists_from_cmake.py | 54 ++ llvm/utils/gn/build/write_cmake_config.py | 1 + llvm/utils/gn/secondary/BUILD.gn | 3 +- .../gn/secondary/llvm/include/llvm/IR/BUILD.gn | 18 + .../gn/secondary/llvm/lib/BinaryFormat/BUILD.gn | 14 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 81 +++ llvm/utils/gn/secondary/llvm/lib/Support/BUILD.gn | 3 + .../gn/secondary/llvm/utils/TableGen/tablegen.gni | 91 +++ openmp/runtime/src/dllexports | 1 + openmp/runtime/src/kmp.h | 15 + openmp/runtime/src/kmp_tasking.cpp | 22 + 148 files changed, 2461 insertions(+), 2251 deletions(-) create mode 100644 clang/test/Modules/module-debuginfo-prefix.m delete mode 100644 libcxx/test/libcxx/language.support/support.dynamic/alloc.error [...] delete mode 100644 llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp create mode 100644 llvm/test/MC/MachO/ARM/bad-darwin-ARM-offset-scattered.s create mode 100755 llvm/utils/gn/build/run_tablegen.py create mode 100755 llvm/utils/gn/build/sync_source_lists_from_cmake.py mode change 100644 => 100755 llvm/utils/gn/build/write_cmake_config.py create mode 100644 llvm/utils/gn/secondary/llvm/include/llvm/IR/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/lib/BinaryFormat/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/utils/TableGen/tablegen.gni