This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_debug in repository toolchain/ci/binutils-gdb.

from a6e8dea686 Automatic date update in version.in adds fb2c495f94 sim: avoid installing headers when there is no sim adds fccf4ba5ad sim: use program_transform_name for libsim adds 8155b8539b RISC-V: Support STO_RISCV_VARIANT_CC and DT_RISCV_VARIANT_CC. adds ed939535e2 sim: install various doc files adds fd0ff19bf4 Re: Add multibyte character warning option to the assembler. adds d3ffd7f776 RISC-V: Support new .option arch directive. adds 999a4952a2 gdb: Print cv qualifiers if class attributes are substituted adds 5ee59b4bf2 gdb/testsuite: Extend tests for print of cv qualifiers adds 2e5843d87c [gdb/testsuite] Fix gdb.threads/thread-specific-bp.exp adds a5ac8e7fa3 [gdb/testsuite] Fix 64-bit dwarf test-cases with -m32 adds f2f38377e5 [gdb/testsuite] Handle runto fail in gdb.mi/mi-var-cp.exp adds b6e7fb9573 elfedit: Align --[in|out]put-abiversion usage new 2538d4f18b Automatic date update in version.in

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: bfd/elfnn-riscv.c | 44 ++- bfd/elfxx-riscv.c | 158 +++++++++-- bfd/elfxx-riscv.h | 5 +- bfd/version.h | 2 +- binutils/elfedit.c | 6 +- binutils/readelf.c | 39 +++ gas/config/tc-riscv.c | 112 ++++++-- gas/config/tc-riscv.h | 4 + gas/doc/c-riscv.texi | 15 +- gas/testsuite/gas/all/multibyte1.l | 20 +- gas/testsuite/gas/riscv/option-arch-01.s | 10 + gas/testsuite/gas/riscv/option-arch-01a.d | 14 + gas/testsuite/gas/riscv/option-arch-01b.d | 8 + gas/testsuite/gas/riscv/option-arch-02.d | 8 + gas/testsuite/gas/riscv/option-arch-02.s | 8 + gas/testsuite/gas/riscv/option-arch-03.d | 8 + gas/testsuite/gas/riscv/option-arch-03.s | 3 + gas/testsuite/gas/riscv/option-arch-fail.d | 3 + gas/testsuite/gas/riscv/option-arch-fail.l | 8 + gas/testsuite/gas/riscv/option-arch-fail.s | 10 + gas/testsuite/gas/riscv/variant_cc-set.d | 13 + gas/testsuite/gas/riscv/variant_cc-set.s | 15 + gas/testsuite/gas/riscv/variant_cc.d | 9 + gas/testsuite/gas/riscv/variant_cc.s | 5 + gdb/c-typeprint.c | 1 + gdb/testsuite/gdb.cp/ptype-cv-cp.cc | 4 + gdb/testsuite/gdb.cp/ptype-cv-cp.exp | 12 + gdb/testsuite/gdb.cp/templates.cc | 14 + gdb/testsuite/gdb.cp/templates.exp | 36 +++ gdb/testsuite/gdb.mi/mi-var-child.exp | 4 +- gdb/testsuite/gdb.mi/mi-var-cmd.exp | 18 +- gdb/testsuite/gdb.mi/mi-var-cp.exp | 18 +- gdb/testsuite/gdb.mi/mi-var-rtti.exp | 22 +- gdb/testsuite/gdb.threads/thread-specific-bp.exp | 21 +- gdb/testsuite/lib/dwarf.exp | 44 ++- gdb/testsuite/lib/gdb.exp | 23 ++ gdb/testsuite/lib/mi-support.exp | 6 +- include/elf/riscv.h | 6 + ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 3 + ld/testsuite/ld-riscv-elf/variant_cc-1.s | 61 ++++ ld/testsuite/ld-riscv-elf/variant_cc-2.s | 61 ++++ ld/testsuite/ld-riscv-elf/variant_cc-now.d | 73 +++++ ld/testsuite/ld-riscv-elf/variant_cc-r.d | 76 +++++ ld/testsuite/ld-riscv-elf/variant_cc-shared.d | 73 +++++ sim/Makefile.am | 17 +- sim/Makefile.in | 342 +++++++++++++++++++---- sim/arm/local.mk | 19 ++ sim/common/Make-common.in | 2 +- sim/configure | 18 +- sim/configure.ac | 1 + sim/erc32/local.mk | 19 ++ sim/frv/local.mk | 3 + sim/or1k/local.mk | 3 + sim/ppc/local.mk | 19 ++ sim/rx/local.mk | 19 ++ 55 files changed, 1415 insertions(+), 150 deletions(-) create mode 100644 gas/testsuite/gas/riscv/option-arch-01.s create mode 100644 gas/testsuite/gas/riscv/option-arch-01a.d create mode 100644 gas/testsuite/gas/riscv/option-arch-01b.d create mode 100644 gas/testsuite/gas/riscv/option-arch-02.d create mode 100644 gas/testsuite/gas/riscv/option-arch-02.s create mode 100644 gas/testsuite/gas/riscv/option-arch-03.d create mode 100644 gas/testsuite/gas/riscv/option-arch-03.s create mode 100644 gas/testsuite/gas/riscv/option-arch-fail.d create mode 100644 gas/testsuite/gas/riscv/option-arch-fail.l create mode 100644 gas/testsuite/gas/riscv/option-arch-fail.s create mode 100644 gas/testsuite/gas/riscv/variant_cc-set.d create mode 100644 gas/testsuite/gas/riscv/variant_cc-set.s create mode 100644 gas/testsuite/gas/riscv/variant_cc.d create mode 100644 gas/testsuite/gas/riscv/variant_cc.s create mode 100644 ld/testsuite/ld-riscv-elf/variant_cc-1.s create mode 100644 ld/testsuite/ld-riscv-elf/variant_cc-2.s create mode 100644 ld/testsuite/ld-riscv-elf/variant_cc-now.d create mode 100644 ld/testsuite/ld-riscv-elf/variant_cc-r.d create mode 100644 ld/testsuite/ld-riscv-elf/variant_cc-shared.d create mode 100644 sim/arm/local.mk create mode 100644 sim/erc32/local.mk create mode 100644 sim/ppc/local.mk create mode 100644 sim/rx/local.mk