This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project.

from 353068233f21 [ELF] Fix llvm_unreachable failure when COMMON is placed i [...] adds 67a290460c37 [VectorCombine] Insert addrspacecast when crossing address [...] adds d53e2603383a [AArch64] Allow .variant_pcs before the symbol is registered adds fd98b0f1a6a1 [SelectionDAG] Don't create illegally-typed nodes while co [...] adds d150523f0776 [AArch64] Use correct calling convention for each vararg adds aaf0c921a54a [clang-repl] Add an accessor to our underlying execution engine adds ec13fed5867f [X86] lowerV8I16Shuffle - use explicit SmallVector<SDValue [...]

No new revisions were added by this update.

Summary of changes: clang/include/clang/Interpreter/Interpreter.h | 2 + clang/lib/Interpreter/IncrementalExecutor.h | 1 + clang/lib/Interpreter/Interpreter.cpp | 6 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 12 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 146 +++++++++++---------- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 7 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 16 +-- .../AArch64/MCTargetDesc/AArch64ELFStreamer.cpp | 1 + llvm/lib/Target/X86/X86ISelLowering.cpp | 3 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 8 +- llvm/test/CodeGen/AArch64/darwinpcs-tail.ll | 36 +++++ .../CodeGen/RISCV/rvv/constant-folding-crash.ll | 85 ++++++++++++ llvm/test/MC/AArch64/directive-variant_pcs-err.s | 3 - llvm/test/MC/AArch64/directive-variant_pcs.s | 42 ++++-- .../AMDGPU/as-transition-inseltpoison.ll | 4 +- .../VectorCombine/AMDGPU/as-transition.ll | 4 +- .../VectorCombine/X86/load-inseltpoison.ll | 17 +++ 17 files changed, 280 insertions(+), 113 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/darwinpcs-tail.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll