This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled in repository toolchain/ci/binutils-gdb.

from cdeebaab92 [gdb/tui] Fix breakpoint display functionality adds 21a27fb021 Fixes for gdb.mi/mi-break.exp adds f81ce492b2 Refactor code slightly in nat/aarch64-linux-hw-point.c (aarc [...] adds add3db9182 Fix ARMv8.4 for hw watchpoint and breakpoint adds d2f325df0b gdbserver: make thread_info non-POD adds c360a4732b gdbserver: initialize the members of lwp_info in-class adds 183be22290 gdb, gdbserver: make target_waitstatus safe adds 46276d3ca2 Automatic date update in version.in adds 66cc044255 gdb: fix remote-sim.c build adds 9abcdc10b2 RISC-V: Don't separate pcgp relaxation to another relax pass. adds c628f812eb RISC-V: Added ld testcase for pcgp relaxation. adds 431be556b0 gdb: make disassembler fprintf callback a static member function adds 8b87fbe6bb gdb/python: new gdb.architecture_names function adds 625f7b1cdc gdb/python: move gdb.Membuf support into a new file adds d5684c961f [gdb/testsuite] Fix FAILs in gdb.mi/mi-breakpoint-changed.exp adds 5d71c60df5 [gdb/testsuite] Fix gdb.threads/linux-dp.exp

No new revisions were added by this update.

Summary of changes: bfd/elfnn-riscv.c | 354 +++++++++++---------- bfd/elfxx-riscv.h | 5 - bfd/version.h | 2 +- gdb/Makefile.in | 1 + gdb/NEWS | 4 + gdb/aix-thread.c | 4 +- gdb/break-catch-sig.c | 6 +- gdb/break-catch-syscall.c | 14 +- gdb/breakpoint.c | 22 +- gdb/bsd-uthread.c | 4 +- gdb/darwin-nat.c | 58 ++-- gdb/disasm.c | 31 +- gdb/disasm.h | 3 + gdb/doc/python.texi | 9 + gdb/fbsd-nat.c | 33 +- gdb/gdbthread.h | 2 +- gdb/gnu-nat.c | 38 +-- gdb/go32-nat.c | 16 +- gdb/inf-child.c | 15 +- gdb/inf-ptrace.c | 3 +- gdb/infcmd.c | 3 +- gdb/infrun.c | 189 +++++------ gdb/infrun.h | 2 +- gdb/linux-nat.c | 69 ++-- gdb/linux-nat.h | 6 +- gdb/linux-thread-db.c | 2 +- gdb/nat/aarch64-linux-hw-point.c | 26 +- gdb/nat/aarch64-linux-hw-point.h | 1 + gdb/nat/fork-inferior.c | 19 +- gdb/nat/windows-nat.c | 52 +-- gdb/netbsd-nat.c | 26 +- gdb/nto-procfs.c | 37 +-- gdb/obsd-nat.c | 9 +- gdb/procfs.c | 9 +- gdb/python/py-arch.c | 23 ++ gdb/python/py-inferior.c | 182 +---------- gdb/python/py-membuf.c | 226 +++++++++++++ gdb/python/python-internal.h | 6 + gdb/python/python.c | 5 + gdb/ravenscar-thread.c | 4 +- gdb/record-btrace.c | 26 +- gdb/record-full.c | 36 ++- gdb/remote-sim.c | 9 +- gdb/remote.c | 142 ++++----- gdb/rs6000-nat.c | 7 +- gdb/sol-thread.c | 2 +- gdb/target.c | 3 +- gdb/target/waitstatus.c | 20 +- gdb/target/waitstatus.h | 236 +++++++++++++- gdb/testsuite/gdb.mi/mi-break.exp | 8 +- gdb/testsuite/gdb.mi/mi-breakpoint-changed.exp | 4 +- gdb/testsuite/gdb.python/py-arch.exp | 51 +++ gdb/testsuite/gdb.threads/linux-dp.exp | 2 +- gdb/thread.c | 4 +- gdb/windows-nat.c | 30 +- gdbserver/gdbthread.h | 19 +- gdbserver/inferiors.cc | 11 +- gdbserver/linux-low.cc | 138 ++++---- gdbserver/linux-low.h | 49 +-- gdbserver/netbsd-low.cc | 50 ++- gdbserver/remote-utils.cc | 44 ++- gdbserver/server.cc | 90 +++--- gdbserver/target.cc | 14 +- gdbserver/win32-low.cc | 40 +-- ld/emultempl/riscvelf.em | 8 +- ld/testsuite/ld-riscv-elf/align-small-region.d | 12 + ld/testsuite/ld-riscv-elf/align-small-region.ld | 12 + ld/testsuite/ld-riscv-elf/align-small-region.s | 7 + ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 5 +- .../ld-riscv-elf/{pcgp-relax.d => pcgp-relax-01.d} | 2 +- .../ld-riscv-elf/{pcgp-relax.s => pcgp-relax-01.s} | 0 ld/testsuite/ld-riscv-elf/pcgp-relax-02.d | 15 + ld/testsuite/ld-riscv-elf/pcgp-relax-02.s | 18 ++ ld/testsuite/ld-riscv-elf/restart-relax.d | 14 - ld/testsuite/ld-riscv-elf/restart-relax.s | 17 - 75 files changed, 1494 insertions(+), 1171 deletions(-) create mode 100644 gdb/python/py-membuf.c create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.d create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.ld create mode 100644 ld/testsuite/ld-riscv-elf/align-small-region.s rename ld/testsuite/ld-riscv-elf/{pcgp-relax.d => pcgp-relax-01.d} (94%) rename ld/testsuite/ld-riscv-elf/{pcgp-relax.s => pcgp-relax-01.s} (100%) create mode 100644 ld/testsuite/ld-riscv-elf/pcgp-relax-02.d create mode 100644 ld/testsuite/ld-riscv-elf/pcgp-relax-02.s delete mode 100644 ld/testsuite/ld-riscv-elf/restart-relax.d delete mode 100644 ld/testsuite/ld-riscv-elf/restart-relax.s