This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_ubsan in repository toolchain/ci/binutils-gdb.

from ad8f56a737 gdb/doc: use @value{GDBP} in 'info pretty-printer' example adds ee3272d472 arm: Fix system register fpcxt_ns and fpcxt_s naming convention. adds ef5d515048 Automatic date update in version.in adds bd7d326deb Tidy warn-execstack handling adds b43771b045 add a trie to map quickly from address range to compilation unit adds f270fd72f6 Fix non-pointer type compilation error in aix-thread.c adds aa8c9d60a6 RISC-V: Remove RV128-only fmv instructions adds 9ecdcd1be1 RISC-V: Update zfinx implement with zicsr.

No new revisions were added by this update.

Summary of changes: bfd/dwarf2.c | 386 +++++++++++++++++++++-- bfd/elflink.c | 2 +- bfd/elfxx-riscv.c | 1 + bfd/version.h | 2 +- gas/config/tc-arm.c | 14 +- gas/testsuite/gas/arm/armv8_1-m-fpcxt-reg.d | 40 +++ gas/testsuite/gas/arm/armv8_1-m-fpcxt-reg.s | 37 +++ gas/testsuite/gas/riscv/csr-insns-pseudo-zfinx.d | 36 +++ gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.d | 3 + gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.l | 3 + gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.s | 2 + gdb/aix-thread.c | 4 +- include/bfdlink.h | 9 +- include/opcode/riscv-opc.h | 6 - ld/configure | 9 +- ld/configure.ac | 9 +- ld/ld.texi | 4 +- ld/lexsup.c | 6 +- opcodes/riscv-opc.c | 30 +- 19 files changed, 534 insertions(+), 69 deletions(-) create mode 100644 gas/testsuite/gas/arm/armv8_1-m-fpcxt-reg.d create mode 100644 gas/testsuite/gas/arm/armv8_1-m-fpcxt-reg.s create mode 100644 gas/testsuite/gas/riscv/csr-insns-pseudo-zfinx.d create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.d create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.l create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.s