This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_ubsan in repository toolchain/ci/gcc.

from 63566075309 c++: requires-expr with dependent extra args [PR101181] adds 1892a1baa8a Daily bump. adds 1eee5fa5564 tree-optimization/101445 - fix negative stride SLP vect with gaps adds c34da273aa1 Disparage slightly the mask register alternative for bitwis [...] adds 5bde7650caa Revert x86_order_regs_for_local_alloc changes in r12-1669. adds df115674b39 libstdc++: Constrain std::as_writable_bytes [PR101411] adds 760baa2de0e libstdc++: Remove duplicate #include in <string_view> adds 96205c97294 libstdc++: Simplify basic_string_view::ends_with [PR 101361] adds 10a882eec2e fix typo in attr_fnspec::verify new 8ebcd360858 Generate 128-bit int divide/modulus on power10.

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/ChangeLog | 46 +++++++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386.md | 20 ++--- gcc/config/rs6000/rs6000.md | 34 ++++++++ gcc/cp/ChangeLog | 89 +++++++++++++++++++++ gcc/testsuite/ChangeLog | 92 ++++++++++++++++++++++ gcc/testsuite/gcc.dg/vect/pr101445.c | 28 +++++++ gcc/testsuite/gcc.target/i386/bitwise_mask_op-3.c | 6 +- gcc/testsuite/gcc.target/i386/spill_to_mask-1.c | 89 ++++++++++++++------- gcc/testsuite/gcc.target/i386/spill_to_mask-2.c | 11 ++- gcc/testsuite/gcc.target/i386/spill_to_mask-3.c | 11 ++- gcc/testsuite/gcc.target/i386/spill_to_mask-4.c | 11 ++- gcc/testsuite/gcc.target/powerpc/p10-vdivq-vmodq.c | 27 +++++++ gcc/tree-ssa-alias.c | 2 +- gcc/tree-vect-stmts.c | 6 ++ libstdc++-v3/ChangeLog | 15 ++++ libstdc++-v3/include/std/span | 1 + libstdc++-v3/include/std/string_view | 9 ++- .../testsuite/23_containers/span/101411.cc | 15 ++++ 19 files changed, 450 insertions(+), 64 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/vect/pr101445.c create mode 100644 gcc/testsuite/gcc.target/powerpc/p10-vdivq-vmodq.c create mode 100644 libstdc++-v3/testsuite/23_containers/span/101411.cc