December 2018 - Tcwg-commits - lists.linaro.org

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (43589fba2 -> e6193ec60)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 43589fba2 gcc-d4662699e76ca973da88172e1478c95fcab01b1a: 18230 new e6193ec60 binutils-a529dcc854968b7f6ad766c714650011dc361382: 18230 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (43589fba2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 80 +- 2-prepare_abe/console.log | 4 +- 3-build_abe-binutils/console.log | 3737 ++++----- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 4469 +++++----- 5-count_linux_objs/console.log | 8698 +++++++++---------- 7-update_baseline/console.log | 2 +- console.log | 16684 ++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 12 files changed, 16827 insertions(+), 16863 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-allyesconfig updated (51b4f73a37 -> a529dcc854)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-allyesconfig in repository toolchain/binutils-gdb. from 51b4f73a37 AArch64: Fix the gdb build with musl libc adds 87469ba2d2 PR23980, powerpc64 ld segfault adds 9068261f1c gdb/dwarf: Convert some predicates from int to bool adds b55a479709 Automatic date update in version.in adds c5ebe0ff70 sim: Don't overwrite stored errno in sim_syscall_multi adds 7af5d5c4dd PR23980, assertion fail adds a529dcc854 [GOLD] Tweak keep_text_section_prefix test for PowerPC64 ELFv1 No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 ++++++++++++++++ bfd/elf32-i386.c | 6 ++++- bfd/elf32-ppc.c | 6 +++++ bfd/elf32-s390.c | 6 ++++- bfd/elf32-sh.c | 6 ++++- bfd/elf32-xtensa.c | 6 ++++- bfd/elf64-ppc.c | 9 ++++++- bfd/elf64-s390.c | 6 ++++- bfd/elf64-x86-64.c | 6 ++++- bfd/version.h | 2 +- gdb/ChangeLog | 20 ++++++++++++++++ gdb/dwarf2read.c | 58 +++++++++++++++++++++++----------------------- gold/ChangeLog | 6 +++++ gold/testsuite/Makefile.am | 2 +- gold/testsuite/Makefile.in | 2 +- sim/common/ChangeLog | 5 ++++ sim/common/sim-syscall.c | 5 ---- 17 files changed, 127 insertions(+), 44 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-allyesconfig updated (a94946b9c -> 623b9e504)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards a94946b9c gcc-e0c1c98768d5de5c0469b72355fe8d8c5721fc61: all new 623b9e504 binutils-a529dcc854968b7f6ad766c714650011dc361382: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a94946b9c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 62 +- 2-prepare_abe/console.log | 26 +- 3-build_abe-binutils/console.log | 6588 +++--- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 9605 ++++---- 5-count_linux_objs/console.log | 28353 +++++++++++------------ 6-check_regression/console.log | 2 +- 7-update_baseline/console.log | 4 +- console.log | 44574 +++++++++++++++++++------------------ distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 13 files changed, 44719 insertions(+), 44511 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (51b4f73a37 -> a529dcc854)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/binutils-gdb. from 51b4f73a37 AArch64: Fix the gdb build with musl libc adds 87469ba2d2 PR23980, powerpc64 ld segfault adds 9068261f1c gdb/dwarf: Convert some predicates from int to bool adds b55a479709 Automatic date update in version.in adds c5ebe0ff70 sim: Don't overwrite stored errno in sim_syscall_multi adds 7af5d5c4dd PR23980, assertion fail adds a529dcc854 [GOLD] Tweak keep_text_section_prefix test for PowerPC64 ELFv1 No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 ++++++++++++++++ bfd/elf32-i386.c | 6 ++++- bfd/elf32-ppc.c | 6 +++++ bfd/elf32-s390.c | 6 ++++- bfd/elf32-sh.c | 6 ++++- bfd/elf32-xtensa.c | 6 ++++- bfd/elf64-ppc.c | 9 ++++++- bfd/elf64-s390.c | 6 ++++- bfd/elf64-x86-64.c | 6 ++++- bfd/version.h | 2 +- gdb/ChangeLog | 20 ++++++++++++++++ gdb/dwarf2read.c | 58 +++++++++++++++++++++++----------------------- gold/ChangeLog | 6 +++++ gold/testsuite/Makefile.am | 2 +- gold/testsuite/Makefile.in | 2 +- sim/common/ChangeLog | 5 ++++ sim/common/sim-syscall.c | 5 ---- 17 files changed, 127 insertions(+), 44 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (7554e11df -> 9597b486c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 7554e11df gcc-8b0bf3fc3bd4b815ef242cb5c44934feb6b54744: all new 9597b486c binutils-a529dcc854968b7f6ad766c714650011dc361382: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7554e11df) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 122 +- 2-prepare_abe/console.log | 4 +- 3-build_abe-binutils/console.log | 3455 +++--- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 4786 ++++---- 5-count_linux_objs/console.log | 13078 +++++++++++---------- console.log | 22431 ++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 11 files changed, 21807 insertions(+), 22085 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig updated (51b4f73a37 -> a529dcc854)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig in repository toolchain/binutils-gdb. from 51b4f73a37 AArch64: Fix the gdb build with musl libc adds 87469ba2d2 PR23980, powerpc64 ld segfault adds 9068261f1c gdb/dwarf: Convert some predicates from int to bool adds b55a479709 Automatic date update in version.in adds c5ebe0ff70 sim: Don't overwrite stored errno in sim_syscall_multi adds 7af5d5c4dd PR23980, assertion fail adds a529dcc854 [GOLD] Tweak keep_text_section_prefix test for PowerPC64 ELFv1 No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 ++++++++++++++++ bfd/elf32-i386.c | 6 ++++- bfd/elf32-ppc.c | 6 +++++ bfd/elf32-s390.c | 6 ++++- bfd/elf32-sh.c | 6 ++++- bfd/elf32-xtensa.c | 6 ++++- bfd/elf64-ppc.c | 9 ++++++- bfd/elf64-s390.c | 6 ++++- bfd/elf64-x86-64.c | 6 ++++- bfd/version.h | 2 +- gdb/ChangeLog | 20 ++++++++++++++++ gdb/dwarf2read.c | 58 +++++++++++++++++++++++----------------------- gold/ChangeLog | 6 +++++ gold/testsuite/Makefile.am | 2 +- gold/testsuite/Makefile.in | 2 +- sim/common/ChangeLog | 5 ++++ sim/common/sim-syscall.c | 5 ---- 17 files changed, 127 insertions(+), 44 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig updated (d47e39082 -> 570987146)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards d47e39082 gcc-b7e132a403fa4195e19428c3976ff7b6e943a023: 19258 new 570987146 binutils-a529dcc854968b7f6ad766c714650011dc361382: 19258 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d47e39082) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-lt [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 152 +- 2-prepare_abe/console.log | 26 +- 3-build_abe-binutils/console.log | 6224 +- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 12710 +- 5-count_linux_objs/console.log | 295907 +++++++++++++++++---------------- 6-check_regression/console.log | 2 +- 7-update_baseline/console.log | 10 +- console.log | 314683 ++++++++++++++++++------------------ distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 13 files changed, 314726 insertions(+), 315004 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[gcc] branch master updated (c04d5ea4258 -> c6afafda8af)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from c04d5ea4258 PR target/88513 PR target/88514 * optabs.def (vec_pack_s [...] new c6afafda8af 2018-12-18 Jozef Lawrynowicz <jozef.l(a)mittosystems.com> The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 4 ++++ gcc/config/msp430/msp430.h | 5 +++++ 2 files changed, 9 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allyesconfig updated (f7ac3ce5a8 -> d935c341f8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allyesconfig in repository toolchain/binutils-gdb. from f7ac3ce5a8 Automatic date update in version.in adds d935c341f8 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allyesconfig updated (d7290adc0 -> 1505ff72c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards d7290adc0 gcc-b93bb0600ad084cdb0ecb635cb36e6e814168a72: all new 1505ff72c binutils-d935c341f8c5d6de8ab921f709de41bc66d3ce97: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d7290adc0) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 62 +- 2-prepare_abe/console.log | 26 +- 3-build_abe-binutils/console.log | 6466 ++++++++-------- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 8440 +++++++++++---------- 5-count_linux_objs/console.log | 189 +- 6-check_regression/console.log | 2 +- 7-update_baseline/console.log | 4 +- console.log | 15175 ++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 13 files changed, 15083 insertions(+), 15297 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[llvm] branch master updated (a0875a91cbb -> 7fe679909d1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from a0875a91cbb [AArch64] - Return address signing dwarf support new 7fe679909d1 [MIPS GlobalISel] ClampScalar G_AND G_OR and G_XOR The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 7 +- lib/Target/Mips/MipsLegalizerInfo.cpp | 6 +- .../Mips/GlobalISel/instruction-select/bitwise.mir | 18 +- .../Mips/GlobalISel/irtranslator/bitwise.ll | 42 --- test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 378 ++++++++++++++++++++- test/CodeGen/Mips/GlobalISel/llvm-ir/bitwise.ll | 148 +++++++- .../Mips/GlobalISel/regbankselect/bitwise.mir | 18 +- 7 files changed, 538 insertions(+), 79 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[gcc] branch master updated (61cc4fe8f70 -> c04d5ea4258)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 61cc4fe8f70 2018-12-18 Jozef Lawrynowicz <jozef.l(a)mittosystems.com> new c04d5ea4258 PR target/88513 PR target/88514 * optabs.def (vec_pack_s [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 28 ++++++ gcc/config/i386/i386.c | 2 +- gcc/config/i386/sse.md | 86 +++++++++++++++-- gcc/doc/md.texi | 21 +++++ gcc/expr.c | 24 ++++- gcc/optabs.c | 23 +++++ gcc/optabs.def | 3 + gcc/testsuite/ChangeLog | 18 ++++ gcc/testsuite/gcc.target/i386/avx512f-pr88513-1.c | 16 ++++ gcc/testsuite/gcc.target/i386/avx512f-pr88513-2.c | 16 ++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88464-1.c | 7 ++ gcc/testsuite/gcc.target/i386/avx512vl-pr88464-2.c | 20 ++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88464-3.c | 7 ++ gcc/testsuite/gcc.target/i386/avx512vl-pr88464-4.c | 20 ++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88513-1.c | 24 +++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88513-2.c | 24 +++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88513-3.c | 24 +++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88513-4.c | 24 +++++ gcc/testsuite/gcc.target/i386/avx512vl-pr88514-1.c | 5 + gcc/testsuite/gcc.target/i386/avx512vl-pr88514-2.c | 5 + gcc/testsuite/gcc.target/i386/avx512vl-pr88514-3.c | 5 + gcc/tree-vect-stmts.c | 102 +++++++++++++++------ 22 files changed, 469 insertions(+), 35 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr88513-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr88513-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88464-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88464-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88464-3.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88464-4.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88513-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88513-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88513-3.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88513-4.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88514-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88514-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr88514-3.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[glibc] branch siddhesh/changelog-begone updated (813c5a0463 -> 9c0b5995ed)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch siddhesh/changelog-begone in repository glibc. discards 813c5a0463 Add missing operation types for git-diff-format discards b969f5402a Another big update on a plane discards 7c22122c25 Speed up things slightly by initializing the regex compilati [...] discards aa0fa4e482 The ChangeLog output! discards 0965b17209 Make assignment regex stronger and tigthen file extension check discards ee3781d345 Remove quadratic behaviour of the ARGLIST regex discards 0c74e092f7 Functional script discards e44faadb53 add script file adds 72b8692d7e Y2038: make __tz_convert compatible with 64-bit-time adds 349718d4d7 Add __vfscanf_internal and __vfwscanf_internal with flags ar [...] adds b87eb3f8fe Use SCANF_ISOC99_A instead of _IO_FLAGS2_SCANF_STD. adds d91798b31a Use SCANF_LDBL_IS_DBL instead of __ldbl_is_dbl. adds 698fb75b9f Add __v*printf_internal with flags arguments adds 124fc732c1 Add __vsyslog_internal, with same flags as __v*printf_internal. adds 4e2f43f842 Use PRINTF_FORTIFY instead of _IO_FLAGS2_FORTIFY (bug 11319) adds 35caceb145 Use PRINTF_LDBL_IS_DBL instead of __ldbl_is_dbl. adds f255336a93 support: Implement <support/descriptors.h> to track file des [...] adds 899478c2bf inet/tst-if_index-long: New test case for CVE-2018-19591 [BZ [...] adds c37cd4398a Update miscellaneous files from upstream sources. adds 3a3fb75572 posix: New function posix_spawn_file_actions_addfchdir_np [B [...] adds 7c857b6f0d hurd: Implement support for posix_spawn_file_actions_addfchdir_np adds a092ca9453 Add getcpu adds 45f33aac78 hurd: Fix linknamespace of spawni adds 10446f5d9f Prepare vfscanf to use __strtof128_internal adds 37caec3a11 Don't use __typeof__ (getcpu) adds 7c9a7c6836 malloc: Add another test for tcache double free check. adds b93f4052fc Fix potential stack overflow [BZ #23490] adds 0afcb29d50 Update timezone code from tzcode 2018g. adds 80472e2fba Move *-le.abilist to le/*.abilist adds 8d20a2f414 compat getdents64: Use correct offset for retry [BZ #23972] adds f9ba9eb821 Enable VDSO for static linking on mips adds a8110b727e Move tst-signal-numbers to Python. adds cb7be1590e Use gen-as-const.py to process .pysym files. adds 304c61a24f test-container: move postclean outside of namespace changes adds 505b5b2922 Fix powf overflow handling in non-nearest rounding mode [BZ #23961] adds c2c082c10f Remove support for abilist-pattern adds df682d1d74 Remove redirection of _IO_vfprintf adds 1a502f5260 Add *-ldbl.h headers to include/bits adds 1d880d4a9b powerpc: Add missing CFI register information (bug #23614) adds 46703efa02 timespec_get (posix): Fix copyright header adds 587426d499 benchtests: keep comparing even if function timings do not match adds 1990185f5f benchtests: include --stats parameter adds de099757b6 benchtests: send non-consumable data to stderr adds bf8ae8c09a Remove x86 mathinline.h hypot inline. adds 3d265911c2 Reindent nptl/pthread_rwlock_common.c adds f21e8f8ca4 Fix rwlock stall with PREFER_WRITER_NONRECURSIVE_NP (bug 23861) adds ade8b817fe x86: Add Hygon Dhyana support. adds db6df070cf Do not clobber sp in _hurd_stack_setup. adds 268bb71e47 Add missing libnss_testX.so requirement for tst-nss-test3. adds bd51ff5ed0 Add tests for the long double version of ecvt and fcvt adds e361dc043d manual: Document thread/task IDs for Linux adds 033a2c0a20 Remove x86 mathinline.h asinh, acosh, atanh inlines. adds 0c1719e65b support: Do not require overflow builtin in support/blob_repeat.c adds 077caf61d8 regex: fix heap-use-after-free error adds ef202e530c regex: fix storage-exhaustion error adds 6bbfc5c09f Add statx conditionals for wordsize-32 *xstat.c adds df648905e7 Add test that MAP_* constants agree with kernel. adds 551e81d9e3 Do not clobber r12 for ia64 syscalls. adds 6e15f3e26b Y2038: add function __localtime64 new cc659aac50 add script file new 5e2de41f7f Functional script new 4af045e137 Remove quadratic behaviour of the ARGLIST regex new 26016efceb Make assignment regex stronger and tigthen file extension check new aac3aadfae The ChangeLog output! new d44598ca38 Speed up things slightly by initializing the regex compilati [...] new 3988cc28b8 Another big update on a plane new 44b5f663da Add missing operation types for git-diff-format new 3178402779 Make parsers pluggable new 5057981717 Identify void functions new 9c0b5995ed Add more type-specific detail to the output This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (813c5a0463) \ N -- N -- N refs/heads/siddhesh/changelog-begone (9c0b5995ed) You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 11 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 801 ++++++ Makerules | 101 +- NEWS | 13 +- argp/argp-fmtstream.c | 3 +- argp/argp-help.c | 4 +- argp/argp-namefrob.h | 2 - benchtests/scripts/compare_bench.py | 34 +- debug/Makefile | 2 +- debug/asprintf_chk.c | 20 +- debug/dprintf_chk.c | 20 +- debug/fprintf_chk.c | 20 +- debug/fwprintf_chk.c | 20 +- debug/obprintf_chk.c | 96 +- debug/printf_chk.c | 20 +- debug/snprintf_chk.c | 24 +- debug/sprintf_chk.c | 25 +- debug/swprintf_chk.c | 27 +- debug/vasprintf_chk.c | 68 +- debug/vdprintf_chk.c | 37 +- debug/vfprintf_chk.c | 21 +- debug/vfwprintf_chk.c | 21 +- stdio-common/scanf.c => debug/vobprintf_chk.c | 25 +- debug/vprintf_chk.c | 20 +- debug/vsnprintf_chk.c | 46 +- debug/vsprintf_chk.c | 69 +- debug/vswprintf_chk.c | 51 +- debug/vwprintf_chk.c | 21 +- debug/wprintf_chk.c | 21 +- hurd/vpprintf.c | 2 +- include/bits/monetary-ldbl.h | 1 + include/bits/printf-ldbl.h | 1 + include/bits/stdio-ldbl.h | 1 + include/bits/stdlib-ldbl.h | 1 + include/bits/syslog-ldbl.h | 1 + include/bits/wchar-ldbl.h | 1 + include/sched.h | 4 + include/stdio.h | 8 - include/sys/syslog.h | 19 +- include/time.h | 16 +- include/unistd.h | 2 + include/wchar.h | 12 - inet/Makefile | 2 +- inet/tst-if_index-long.c | 61 + libio/fwprintf.c | 2 +- libio/iolibio.h | 8 - libio/iovdprintf.c | 13 +- libio/iovsprintf.c | 66 +- libio/iovsscanf.c | 12 +- libio/iovswscanf.c | 14 +- libio/libio.h | 9 - libio/libioP.h | 109 +- libio/obprintf.c | 19 +- libio/strfile.h | 33 +- libio/swprintf.c | 2 +- libio/swscanf.c | 10 +- libio/vasprintf.c | 20 +- libio/vscanf.c | 2 +- libio/vsnprintf.c | 16 +- libio/vswprintf.c | 16 +- libio/vwprintf.c | 2 +- libio/vwscanf.c | 2 +- libio/wprintf.c | 2 +- libio/wscanf.c | 2 +- malloc/Makefile | 2 +- malloc/tst-tcfree3.c | 56 + manual/README.pretty-printers | 2 +- manual/maint.texi | 125 + manual/process.texi | 60 +- manual/resource.texi | 21 + manual/signal.texi | 4 +- manual/texinfo.tex | 52 +- math/auto-libm-test-in | 2 + math/auto-libm-test-out-pow | 50 + misc/Makefile | 4 +- misc/syslog.c | 36 +- libio/wprintf.c => misc/tst-dbl-efgcvt.c | 35 +- misc/{tst-efgcvt.c => tst-efgcvt-template.c} | 72 +- debug/dprintf_chk.c => misc/tst-ldbl-efgcvt.c | 27 +- nptl/Makefile | 3 +- nptl/nptl-printers.py | 3 +- nptl/pthread_rwlock_common.c | 160 +- nptl/tst-rwlock-pwn.c | 87 + nss/Makefile | 2 +- posix/Makefile | 2 +- posix/Versions | 1 + posix/confstr.c | 4 +- posix/regexec.c | 3 + posix/spawn.h | 6 + ...faction_destroy.c => spawn_faction_addfchdir.c} | 49 +- posix/spawn_faction_destroy.c | 1 + posix/spawn_int.h | 5 + posix/tst-spawn-chdir.c | 214 +- scripts/config.guess | 5 +- scripts/config.sub | 5 +- scripts/gen-as-const.py | 69 +- scripts/gen-changed-entities.py | 77 +- scripts/gen-py-const.awk | 118 - scripts/glibcextract.py | 175 ++ scripts/install-sh | 27 +- scripts/mkinstalldirs | 4 +- scripts/move-if-change | 4 +- stdio-common/Makefile | 10 +- stdio-common/Versions | 3 + stdio-common/asprintf.c | 6 +- stdio-common/dprintf.c | 5 +- stdio-common/fprintf.c | 2 +- stdio-common/fxprintf.c | 4 +- stdio-common/{isoc99_scanf.c => iovfscanf.c} | 36 +- time/gmtime.c => stdio-common/iovfwscanf.c | 33 +- stdio-common/isoc99_fscanf.c | 7 +- stdio-common/isoc99_scanf.c | 12 +- stdio-common/isoc99_sscanf.c | 8 +- stdio-common/isoc99_vfscanf.c | 9 +- stdio-common/isoc99_vscanf.c | 9 +- stdio-common/isoc99_vsscanf.c | 16 +- stdio-common/printf.c | 3 +- stdio-common/scanf.c | 2 +- stdio-common/snprintf.c | 4 +- stdio-common/sprintf.c | 4 +- stdio-common/sscanf.c | 12 +- stdio-common/tst-bz11319-fortify2.c | 1 + .../tst-bz11319.c | 52 +- stdio-common/{vfprintf.c => vfprintf-internal.c} | 60 +- stdio-common/vfprintf.c | 2351 +-------------- stdio-common/{vfscanf.c => vfscanf-internal.c} | 56 +- stdio-common/vfscanf.c | 3042 +------------------- stdio-common/vfwprintf-internal.c | 2 + stdio-common/vfwprintf.c | 28 +- stdio-common/vfwscanf-internal.c | 2 + stdio-common/vfwscanf.c | 28 +- stdio-common/vprintf.c | 4 +- stdlib/strfrom-skeleton.c | 2 +- support/Makefile | 2 + support/blob_repeat.c | 26 +- support/check.h | 4 + support/descriptors.h | 47 + support/support_descriptors.c | 274 ++ support/support_record_failure.c | 8 + support/test-container.c | 45 +- support/tst-support_descriptors.c | 198 ++ sysdeps/generic/math_ldbl_opt.h | 5 +- sysdeps/generic/stdio-lock.h | 7 - sysdeps/ieee754/flt-32/e_powf.c | 12 + sysdeps/ieee754/ldbl-opt/Makefile | 2 +- sysdeps/ieee754/ldbl-opt/math_ldbl_opt.h | 13 +- sysdeps/ieee754/ldbl-opt/nldbl-compat.c | 773 +++-- sysdeps/mach/hurd/i386/init-first.c | 2 +- sysdeps/mach/hurd/i386/libc.abilist | 1 + sysdeps/mach/hurd/spawni.c | 48 +- sysdeps/nptl/stdio-lock.h | 7 - sysdeps/posix/spawni.c | 5 + sysdeps/posix/timespec_get.c | 2 +- sysdeps/powerpc/Makefile | 4 - sysdeps/powerpc/powerpc64/addmul_1.S | 31 +- sysdeps/powerpc/powerpc64/lshift.S | 12 +- sysdeps/powerpc/powerpc64/mul_1.S | 13 +- sysdeps/unix/sysv/linux/Makefile | 25 +- sysdeps/unix/sysv/linux/Versions | 3 + sysdeps/unix/sysv/linux/aarch64/libc.abilist | 2 + sysdeps/unix/sysv/linux/alpha/libc.abilist | 2 + sysdeps/unix/sysv/linux/arm/libc.abilist | 2 + sysdeps/unix/sysv/linux/bits/sched.h | 3 + sysdeps/unix/sysv/linux/fxstat64.c | 12 +- sysdeps/unix/sysv/linux/fxstatat64.c | 11 + .../unix/sysv/linux/generic/wordsize-32/fxstat.c | 10 + .../unix/sysv/linux/generic/wordsize-32/fxstatat.c | 10 + .../unix/sysv/linux/generic/wordsize-32/lxstat.c | 10 + .../unix/sysv/linux/generic/wordsize-32/lxstat64.c | 19 +- .../unix/sysv/linux/generic/wordsize-32/xstat.c | 9 + .../unix/sysv/linux/generic/wordsize-32/xstat64.c | 16 +- .../wprintf.c => sysdeps/unix/sysv/linux/getcpu.c | 35 +- sysdeps/unix/sysv/linux/getdents64.c | 16 +- sysdeps/unix/sysv/linux/hppa/libc.abilist | 2 + sysdeps/unix/sysv/linux/i386/libc.abilist | 2 + sysdeps/unix/sysv/linux/ia64/libc.abilist | 2 + sysdeps/unix/sysv/linux/ia64/sysdep.h | 2 +- sysdeps/unix/sysv/linux/m68k/coldfire/libc.abilist | 2 + sysdeps/unix/sysv/linux/m68k/m680x0/libc.abilist | 2 + sysdeps/unix/sysv/linux/microblaze/libc.abilist | 2 + sysdeps/unix/sysv/linux/mips/init-first.c | 8 +- sysdeps/unix/sysv/linux/mips/libc-vdso.h | 6 +- .../unix/sysv/linux/mips/mips32/fpu/libc.abilist | 2 + .../unix/sysv/linux/mips/mips32/nofpu/libc.abilist | 2 + sysdeps/unix/sysv/linux/mips/mips32/sysdep.h | 3 + .../unix/sysv/linux/mips/mips64/n32/libc.abilist | 2 + sysdeps/unix/sysv/linux/mips/mips64/n32/sysdep.h | 3 + .../unix/sysv/linux/mips/mips64/n64/libc.abilist | 2 + sysdeps/unix/sysv/linux/mips/mips64/n64/sysdep.h | 3 + sysdeps/unix/sysv/linux/mips/mips64/statx_cp.c | 3 + sysdeps/unix/sysv/linux/nios2/libc.abilist | 2 + .../sysv/linux/powerpc/powerpc32/fpu/libc.abilist | 2 + .../linux/powerpc/powerpc32/nofpu/libc.abilist | 2 + .../linux/powerpc/powerpc64/{ => be}/ld.abilist | 0 .../powerpc64/{ => be}/libBrokenLocale.abilist | 0 .../powerpc/powerpc64/{ => be}/libanl.abilist | 0 .../linux/powerpc/powerpc64/{ => be}/libc.abilist | 2 + .../powerpc/powerpc64/{ => be}/libcrypt.abilist | 0 .../linux/powerpc/powerpc64/{ => be}/libdl.abilist | 0 .../linux/powerpc/powerpc64/{ => be}/libm.abilist | 0 .../powerpc/powerpc64/{ => be}/libnsl.abilist | 0 .../powerpc/powerpc64/{ => be}/libpthread.abilist | 0 .../powerpc/powerpc64/{ => be}/libresolv.abilist | 0 .../linux/powerpc/powerpc64/{ => be}/librt.abilist | 0 .../powerpc64/{ => be}/libthread_db.abilist | 0 .../powerpc/powerpc64/{ => be}/libutil.abilist | 0 .../powerpc64/{ld-le.abilist => le/ld.abilist} | 0 .../powerpc64/le}/libBrokenLocale.abilist | 0 .../powerpc64/le}/libanl.abilist | 0 .../powerpc64/{libc-le.abilist => le/libc.abilist} | 2 + .../powerpc64/le}/libcrypt.abilist | 0 .../powerpc64/le}/libdl.abilist | 0 .../powerpc64/{libm-le.abilist => le/libm.abilist} | 0 .../powerpc64/le}/libnsl.abilist | 0 .../powerpc64/le}/libpthread.abilist | 0 .../powerpc64/le}/libresolv.abilist | 0 .../powerpc64/le}/librt.abilist | 0 .../powerpc64/le}/libthread_db.abilist | 0 .../powerpc64/le}/libutil.abilist | 0 .../powerpc/powerpc64/libBrokenLocale-le.abilist | 1 - .../sysv/linux/powerpc/powerpc64/libanl-le.abilist | 4 - .../linux/powerpc/powerpc64/libcrypt-le.abilist | 7 - .../sysv/linux/powerpc/powerpc64/libdl-le.abilist | 9 - .../sysv/linux/powerpc/powerpc64/libnsl-le.abilist | 121 - .../linux/powerpc/powerpc64/libpthread-le.abilist | 245 -- .../linux/powerpc/powerpc64/libresolv-le.abilist | 91 - .../sysv/linux/powerpc/powerpc64/librt-le.abilist | 35 - .../powerpc/powerpc64/libthread_db-le.abilist | 40 - .../linux/powerpc/powerpc64/libutil-le.abilist | 6 - sysdeps/unix/sysv/linux/riscv/rv64/libc.abilist | 2 + sysdeps/unix/sysv/linux/s390/s390-32/libc.abilist | 2 + sysdeps/unix/sysv/linux/s390/s390-64/libc.abilist | 2 + sysdeps/unix/sysv/linux/sh/libc.abilist | 2 + sysdeps/unix/sysv/linux/sparc/sparc32/libc.abilist | 2 + sysdeps/unix/sysv/linux/sparc/sparc64/libc.abilist | 2 + sysdeps/unix/sysv/linux/spawni.c | 5 + sysdeps/unix/sysv/linux/statx_cp.c | 49 + .../sysv/linux/{mips/libc-vdso.h => statx_cp.h} | 21 +- sysdeps/unix/sysv/linux/tst-mman-consts.py | 65 + sysdeps/unix/sysv/linux/tst-readdir64-compat.c | 4 + sysdeps/unix/sysv/linux/tst-signal-numbers.py | 48 + sysdeps/unix/sysv/linux/tst-signal-numbers.sh | 86 - sysdeps/unix/sysv/linux/tst-skeleton-affinity.c | 12 + sysdeps/unix/sysv/linux/wordsize-64/statx_cp.c | 3 + sysdeps/unix/sysv/linux/x86/tst-cet-property-2.c | 4 +- sysdeps/unix/sysv/linux/x86_64/64/libc.abilist | 2 + sysdeps/unix/sysv/linux/x86_64/x32/libc.abilist | 2 + sysdeps/x86/cpu-features.c | 5 +- sysdeps/x86/fpu/bits/mathinline.h | 17 - time/gmtime.c | 4 +- time/localtime.c | 18 +- time/offtime.c | 12 +- time/tzfile.c | 14 +- time/tzset.c | 27 +- timezone/private.h | 236 +- timezone/tzfile.h | 6 +- timezone/tzselect.ksh | 33 +- timezone/zdump.c | 131 +- timezone/zic.c | 530 ++-- wcsmbs/isoc99_fwscanf.c | 7 +- wcsmbs/isoc99_swscanf.c | 11 +- wcsmbs/isoc99_vfwscanf.c | 9 +- wcsmbs/isoc99_vswscanf.c | 15 +- wcsmbs/isoc99_vwscanf.c | 9 +- wcsmbs/isoc99_wscanf.c | 7 +- 264 files changed, 4773 insertions(+), 8482 deletions(-) copy stdio-common/scanf.c => debug/vobprintf_chk.c (61%) create mode 100644 include/bits/monetary-ldbl.h create mode 100644 include/bits/printf-ldbl.h create mode 100644 include/bits/stdio-ldbl.h create mode 100644 include/bits/stdlib-ldbl.h create mode 100644 include/bits/syslog-ldbl.h create mode 100644 include/bits/wchar-ldbl.h create mode 100644 inet/tst-if_index-long.c create mode 100644 malloc/tst-tcfree3.c copy libio/wprintf.c => misc/tst-dbl-efgcvt.c (62%) rename misc/{tst-efgcvt.c => tst-efgcvt-template.c} (68%) copy debug/dprintf_chk.c => misc/tst-ldbl-efgcvt.c (65%) create mode 100644 nptl/tst-rwlock-pwn.c copy posix/{spawn_faction_destroy.c => spawn_faction_addfchdir.c} (50%) delete mode 100644 scripts/gen-py-const.awk create mode 100644 scripts/glibcextract.py copy stdio-common/{isoc99_scanf.c => iovfscanf.c} (54%) copy time/gmtime.c => stdio-common/iovfwscanf.c (56%) create mode 100644 stdio-common/tst-bz11319-fortify2.c copy sysdeps/unix/sysv/linux/x86/tst-cet-property-2.c => stdio-common/tst-bz11319.c (54%) copy stdio-common/{vfprintf.c => vfprintf-internal.c} (98%) copy stdio-common/{vfscanf.c => vfscanf-internal.c} (98%) create mode 100644 stdio-common/vfwprintf-internal.c create mode 100644 stdio-common/vfwscanf-internal.c create mode 100644 support/descriptors.h create mode 100644 support/support_descriptors.c create mode 100644 support/tst-support_descriptors.c copy libio/wprintf.c => sysdeps/unix/sysv/linux/getcpu.c (63%) create mode 100644 sysdeps/unix/sysv/linux/mips/mips64/statx_cp.c rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/ld.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libBrokenLocale.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libanl.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libc.abilist (99%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libcrypt.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libdl.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libm.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libnsl.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libpthread.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libresolv.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/librt.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libthread_db.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ => be}/libutil.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{ld-le.abilist => le/ld.abilist} (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libBrokenLocale.abi [...] copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libanl.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{libc-le.abilist => le/libc.abili [...] copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libcrypt.abilist (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libdl.abilist (100%) rename sysdeps/unix/sysv/linux/powerpc/powerpc64/{libm-le.abilist => le/libm.abili [...] copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libnsl.abilist (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libpthread.abilist (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libresolv.abilist (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/librt.abilist (100%) copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libthread_db.abilis [...] copy sysdeps/unix/sysv/linux/{aarch64 => powerpc/powerpc64/le}/libutil.abilist (100%) delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libBrokenLocale-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libanl-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libcrypt-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libdl-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libnsl-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libpthread-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libresolv-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/librt-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libthread_db-le.abilist delete mode 100644 sysdeps/unix/sysv/linux/powerpc/powerpc64/libutil-le.abilist create mode 100644 sysdeps/unix/sysv/linux/statx_cp.c copy sysdeps/unix/sysv/linux/{mips/libc-vdso.h => statx_cp.h} (65%) create mode 100644 sysdeps/unix/sysv/linux/tst-mman-consts.py create mode 100644 sysdeps/unix/sysv/linux/tst-signal-numbers.py delete mode 100644 sysdeps/unix/sysv/linux/tst-signal-numbers.sh create mode 100644 sysdeps/unix/sysv/linux/wordsize-64/statx_cp.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allmodconfig updated (f7ac3ce5a8 -> d935c341f8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allmodconfig in repository toolchain/binutils-gdb. from f7ac3ce5a8 Automatic date update in version.in adds d935c341f8 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allmodconfig updated (f2d0d194c -> 5a8d7918d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allmodconfig in repository toolchain/ci/base-artifacts. discards f2d0d194c linux-6648e120dd1a7a1d6eedea1b7dbe21108a189947: all new 5a8d7918d binutils-d935c341f8c5d6de8ab921f709de41bc66d3ce97: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f2d0d194c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 60 +- 2-prepare_abe/console.log | 4 +- 3-build_abe-binutils/console.log | 3664 ++++++++--------- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 4472 ++++++++++---------- 5-count_linux_objs/console.log | 211 +- console.log | 8339 +++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 11 files changed, 8312 insertions(+), 8454 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig updated (51b4f73a37 -> a529dcc854)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig in repository toolchain/binutils-gdb. from 51b4f73a37 AArch64: Fix the gdb build with musl libc adds 87469ba2d2 PR23980, powerpc64 ld segfault adds 9068261f1c gdb/dwarf: Convert some predicates from int to bool adds b55a479709 Automatic date update in version.in adds c5ebe0ff70 sim: Don't overwrite stored errno in sim_syscall_multi adds 7af5d5c4dd PR23980, assertion fail adds a529dcc854 [GOLD] Tweak keep_text_section_prefix test for PowerPC64 ELFv1 No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 ++++++++++++++++ bfd/elf32-i386.c | 6 ++++- bfd/elf32-ppc.c | 6 +++++ bfd/elf32-s390.c | 6 ++++- bfd/elf32-sh.c | 6 ++++- bfd/elf32-xtensa.c | 6 ++++- bfd/elf64-ppc.c | 9 ++++++- bfd/elf64-s390.c | 6 ++++- bfd/elf64-x86-64.c | 6 ++++- bfd/version.h | 2 +- gdb/ChangeLog | 20 ++++++++++++++++ gdb/dwarf2read.c | 58 +++++++++++++++++++++++----------------------- gold/ChangeLog | 6 +++++ gold/testsuite/Makefile.am | 2 +- gold/testsuite/Makefile.in | 2 +- sim/common/ChangeLog | 5 ++++ sim/common/sim-syscall.c | 5 ---- 17 files changed, 127 insertions(+), 44 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig updated (d980b0657 -> 796bfbdfa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig in repository toolchain/ci/base-artifacts. discards d980b0657 gcc-b7e132a403fa4195e19428c3976ff7b6e943a023: 17398 new 796bfbdfa binutils-a529dcc854968b7f6ad766c714650011dc361382: 17398 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d980b0657) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 46 +- 2-prepare_abe/console.log | 26 +- 3-build_abe-binutils/console.log | 6346 +++---- 3-build_abe-binutils/revision | 2 +- 4-build_abe-stage1/console.log | 13171 +++++++------- 5-count_linux_objs/console.log | 13917 +++++++-------- 6-check_regression/console.log | 2 +- 7-update_baseline/console.log | 10 +- console.log | 34110 +++++++++++++++++++------------------ distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 13 files changed, 33842 insertions(+), 33802 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/llvm-monorepo] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig updated (eb82b096fa9 -> 61ec3acd5f5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig in repository toolchain/ci/llvm-monorepo. from eb82b096fa9 [Docs] Expand -fstack-protector and -fstack-protector-all adds 822a940c1d5 Reverting bitfield size to attempt to fix a windows buildbot adds d8b871514a6 [ELF][ARM] Add support for architecture v6m thunks adds 344f393ab2a [AArch64] Re-run load/store optimizer after aggressive tail [...] adds 7925cc61248 [AArch64][libunwind] Unwinding support for return address s [...] adds 5e1c4a0df57 Revert rC349281 '[analyzer][MallocChecker][NFC] Document an [...] adds efd6a9fa48a Revert rCTE349288 'Fix a lit test failure after MallocCheck [...] adds ef8fb2ca7eb Fix "enumeral mismatch in conditional expression" gcc7 warn [...] adds 07b8f137f5c Fix "enumeral mismatch in conditional expression" gcc7 warn [...] adds f68ce4dda7e Revert rC349281 '[analyzer][MallocChecker][NFC] Document an [...] adds 6aa84cf44da [clangd] Only reduce priority of a thread for indexing. adds cb89eba52cb [MIPS GlobalISel] Lower G_UADDE and narrowScalar G_ADD adds 79dfad91f71 [AggressiveInstCombine] add test for rotate insertion point; NFC adds 4e5c2ac3397 [clangd] Change diskbackedstorage to be atomic adds 97e75290728 [ASTImporter] Fix redecl chain of classes and class templates adds ceee07edc21 Regenerate test in prep for SimplifyDemandedBits improvements. adds f9003ddad8f [ASTImporter] Add importer specific lookup adds b9256d3e369 [MCA] Don't assume that createMCInstrAnalysis() always retu [...] adds dd76b25e40f Revert "DebugInfo: Assume an absence of ranges or high_pc o [...] adds ce6c13e638a [MCA] Add support for BeginGroup/EndGroup. adds 311fd2b640c ARM: use acquire/release instruction variants when available. adds 01cbbbcd752 [MIPS GlobalISel] Remove switch statement (fix r349346 for MSVC) adds 3313b6f4b86 Build ASTImporterTest.cpp with /bigobj on MSVC builds to ke [...] adds 6920f81f3f8 [libcxx] Speeding up partition_point/lower_bound/upper_bound adds 5957a70a2d3 [MS Demangler] Add a helper function to print a Node as a string. adds c540e233490 [Clang AST Context] Add a few helper functions. adds 3f9f2e11716 [PDB] Add some helper functions for working with scopes. adds 5784aa55a20 [CodeComplete] Fix test failure on different host and targe [...] adds 8b7a6e99759 Add missing include file. adds dd8ec2d89c4 Expect Clang diagnostics in std::launder test adds 6d8d5ed352a FastIsel: take care to update iterators when removing instr [...] adds 07a262c5472 Make crashlog.py work when a .dSYM is present, but a binary [...] adds 975edaf725b Make crashlog.py work or binaries with spaces in their names adds 18a04fb1b8a [AMDGPU][MC][DOC] Updated AMD GPU assembler description adds ebffece6aa2 [InstSimplify] Simplify saturating add/sub + icmp adds c7dce0c41ba [AMDGPU][MC][DOC] A fix for build failure in r349368 adds 78cb0defe9a [Driver] Fix --repl argument. adds aeaf5c719ce Fix lldb's macosx/heap.py cstr command. adds 2b6ac2baf7e Unbreak green dragon bots w/o __builtin_launder adds b06236f9612 [TargetLowering] Add DemandedElts mask to SimplifyDemandedB [...] adds 3e23fd57e2e [AMDGPU][MC][DOC] A fix for build failure in r349370 adds e8d10e0aca1 AsmParser: test .double NaN and .double inf adds 8e06563f79d NFC: remove unused variable adds 0e67a70ae36 [test] [re.traits] Remove asserts failing due to invalid UTF-8 adds 280a754d9e8 [test] Add target_info for NetBSD, and XFAIL some of locale tests adds 20a787ed180 [darwin] parse the SDK settings from SDKSettings.json if it [...] adds 17c5c452168 [Driver] Don't override '-march' when using '-arch x86_64h' adds 7d4f84f7ad1 [darwin][arm64] use the "cyclone" CPU for Darwin even when [...] adds 55b56f135a3 [NativePDB] Decouple AST reconstruction from lldb Symbol creation. adds e5c7c87a6c7 [NFC] Test commit: tweak whitespace in comment adds 4878ce472b3 Convert (CMP (srl/shl X, C), 0) to (CMP (and X, C'), 0) whe [...] adds a1a41ee93f6 ELF: AArch64: Fix errata patch address calculation. adds 5b3c5142284 Fix FP comparisons when SSE isn't available adds 245dec00bbf Fix build after r349380 adds e06b2018dba [InstCombine] don't widen an arbitrary sequence of vector o [...] adds 1a405a2730f [SelectionDAG] Fix noop detection for vectors in AssertZext [...] adds b0ff1fac48f [SDAG] Clarify the origin of chain in REG_SEQUENCE in comment, NFC adds 7ddbccb7a0a [Sanitizer] capsicum variadic api subset adds d537afb21f7 Make test/Driver/darwin-sdk-version.c pass on hosts < macOS10.14 adds 89a9eb3a8f9 [analyzer] MoveChecker: Squash the bit field because it cau [...] adds 01a6fcc0ca4 DebugInfo: Update gold plugin tests due to CU attribute reo [...] adds 5aa2853e42d [AggressiveInstCombine] convert rotate with guard branch in [...] adds 8622d74b079 Remove sleep() synchronisation from teststcase and make the [...] adds 1f215716838 Reflow readme adds 3885266c710 Fix case of source file in CMakeLists.txt adds 584f402d708 [X86][SSE] Split SimplifyDemandedBitsForTargetNode X86ISD:: [...] adds 22807acf08e [lit] Detect unexpected passes in lldbtest. adds c96e7426ca6 Don't trigger sanitizer initialization from `sysctlbyname` [...] adds 53e1ac63ffe [codeview] Flush labels before S_DEFRANGE* fragments adds 9dc63ae537f [X86] Add T1MSKC and TZMSK to isDefConvertible used by opti [...] adds f707c6ddad7 [WebAssembly] Fix assembler parsing of br_table. adds da6d92fc89d Add PdbAstBuilder.cpp. adds 6966d02b313 [X86][SSE] Improve immediate vector shift known bits handling. adds 58b5f3c8958 [libcxx][NFC] Properly indent nested #ifdefs and #defines adds 30aca85ee65 Document the DBGSourcePathRemapping dictionary that may be [...] adds 356ee7e20ec [VFS] Add isLocal to ProxyFileSystem and add unit tests. adds 1274e7e0ba6 [OpenMP] Add affinity format tests adds dcf253e58b5 [OpenMP] version the affinity format tests and fix one test adds 2ff3cc09f7e hwasan: Move ctor into a comdat. adds 74e766808f2 Update Microsoft name mangling scheme for exception specifi [...] adds 3bc590b6737 Fix ms-layout_version declspec test and add missing new test adds 99ae5a69ea4 [X86] Add baseline tests for D55780 adds b74bb483338 A few small updates to the testsuite for running against an [...] adds ef8047fb504 [FileCheck] Annotate input dump (1/7) adds 8e3c4bb16f6 [FileCheck] Annotate input dump (2/7) adds b392668ac47 [FileCheck] Annotate input dump (3/7) adds bc5bf740628 [FileCheck] Annotate input dump (4/7) adds d352afe580b [FileCheck] Annotate input dump (5/7) adds 4b370db332a [FileCheck] Annotate input dump (6/7) adds 442f011891e [FileCheck] Annotate input dump (7/7) adds efbfd3c6e6f [FileCheck] Annotate input dump (final tweaks) adds 230fcca476b [libcxx] Properly mark aligned allocation macro test as XFA [...] adds 59f92e8fe37 [libcxx] Handle AppleClang 9 and 10 in XFAILs for aligned a [...] adds f0deb6ff6d0 hwasan: Allow range of frame descriptors to be empty. adds 613574eaa06 Add "dump" command as a custom "process plugin" subcommand [...] adds 207b4a9d931 Recommit r348806: DebugInfo: Use symbol difference for CU l [...] adds 066d0610541 [codeview] Align symbol records to save 441MB during linkin [...] adds 7fb31b8734c [FileCheck] Try to fix test on windows due to r349418 adds d38a2dc7e49 [codeview] Update comment on aligning symbol records adds 78e73c4eb1b [Support] Fix GNU/kFreeBSD build adds e059c3edff8 Call DeleteCurrentProcess before we replace the old process. adds 700be123300 [COFF] Set the CPU string for LTO like ELF does adds 69614f26c9d [PowerPC] Improve vec_abs on P9 adds 98ec45af87a [CaptureTracking] Pass MaxUsesToExplore from wrappers to th [...] adds 6d12b03a909 [NFC] fix test case issue that with wrong label check. adds 7b413a6250d [X86] Const correct some helper functions X86InstrInfo.cpp. NFC adds 6590cda198a [X86] Add test case for PR40060. NFC adds 7408f669ca6 Automatic variable initialization adds f2e64400f16 [NFC] Add new test to cover the lhs scheduling issue for P9. adds fae24e26a8a [ExprConstant] Handle compound assignment when LHS has inte [...] adds b726c0a1775 [PowerPC] Exploit power9 new instruction setb adds d3f9b6c8042 [PowerPC][NFC]Update vabsd cases with vselect test cases adds 13c6f7d03c6 Portable Python script across Python version adds 4f8b49ac4f7 Portable Python script across Python version adds fc0cb85bbd7 Portable Python script across Python version adds 2ca6945539f [X86] Add test cases to show isel failing to match BMI blsm [...] adds 41c2de15d22 [AArch64] [MinGW] Allow enabling SEH exceptions adds 5c87fad63ab [Driver] Automatically enable -munwind-tables if -fseh-exce [...] adds f503aa3a41d [unittests] Remove superfluous semicolon, fixing warnings w [...] adds 10cab6d168c Portable Python script across Python version adds d4f25db203c Portable Python script across Python version adds 806d9b49f1b Introduce control flow speculation tracking pass for AArch64 adds 103ab7f8578 [OMPT] Add testcase for thread_num provided by implicit tas [...] adds b59b5f3e3c1 [OMPT] First chunk of final OMPT 5.0 interface updates adds 40412854be6 [X86][SSE] Replace (VSRLI (VSRAI X, Y), 31) -> (VSRLI X, 31) fold. adds e2ee62acb98 [Tests] fix non-determinism failure in testcase adds 5ec4bf9c5cf build.py: inherit environment in the gcc builder adds 6c9b4763c39 [X86][SSE] Move VSRAI sign extend in reg fold into Simplify [...] adds d3d6efc0677 AMDGPU/GlobalISel: Legalize/regbankselect fneg/fabs/fsub adds f15d02a619e GlobalISel: Improve crash on invalid mapping adds c5d92484a8c SROA: preserve alignment tags on loads and stores. adds d78737bc797 [TargetLowering] Fallback from SimplifyDemandedVectorElts t [...] adds a382946a294 AMDGPU: Legalize/regbankselect fma adds 49d86625712 AMDGPU: Legalize/regbankselect frame_index adds 631173029d7 [IPO][AVR] Create new Functions in the default address spac [...] adds 61ec3acd5f5 [X86][SSE] Add 128-bit vector funnel shift tests No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/Threading.cpp | 4 +- clang-tools-extra/clangd/Threading.h | 2 +- clang-tools-extra/clangd/index/Background.cpp | 86 +- clang-tools-extra/clangd/index/Background.h | 5 +- .../clangd/index/BackgroundIndexStorage.cpp | 41 +- .../test/clang-tidy/static-analyzer.cpp | 2 +- clang/bindings/python/clang/cindex.py | 7 +- clang/docs/LibASTMatchersReference.html | 10 + clang/docs/conf.py | 9 +- clang/docs/tools/dump_ast_matchers.py | 8 +- clang/docs/tools/dump_format_style.py | 4 +- clang/include/clang/AST/ASTImporter.h | 25 +- clang/include/clang/AST/ASTImporterLookupTable.h | 75 + clang/include/clang/ASTMatchers/ASTMatchers.h | 11 + clang/include/clang/Basic/Attr.td | 6 + clang/include/clang/Basic/AttrDocs.td | 12 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 9 + clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/LangOptions.h | 18 +- clang/include/clang/Basic/TargetInfo.h | 6 + clang/include/clang/Basic/TargetOptions.h | 8 +- clang/include/clang/CrossTU/CrossTranslationUnit.h | 3 + clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Driver/DarwinSDKInfo.h | 42 + clang/include/clang/Driver/Options.td | 6 + clang/include/clang/Driver/ToolChain.h | 8 +- clang/lib/AST/ASTImporter.cpp | 509 ++-- clang/lib/AST/ASTImporterLookupTable.cpp | 129 + clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/DeclBase.cpp | 4 +- clang/lib/AST/ExprConstant.cpp | 26 +- clang/lib/AST/MicrosoftMangle.cpp | 29 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 2 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/CodeGen/CGDecl.cpp | 257 +- clang/lib/CodeGen/ModuleBuilder.cpp | 3 + clang/lib/CrossTU/CrossTranslationUnit.cpp | 13 +- clang/lib/Driver/CMakeLists.txt | 1 + clang/lib/Driver/DarwinSDKInfo.cpp | 44 + clang/lib/Driver/ToolChains/Arch/AArch64.cpp | 30 +- clang/lib/Driver/ToolChains/Arch/AArch64.h | 5 +- clang/lib/Driver/ToolChains/Arch/X86.cpp | 6 +- clang/lib/Driver/ToolChains/Clang.cpp | 47 +- clang/lib/Driver/ToolChains/CommonArgs.cpp | 2 +- clang/lib/Driver/ToolChains/Darwin.cpp | 121 +- clang/lib/Driver/ToolChains/Darwin.h | 6 +- clang/lib/Driver/ToolChains/MSVC.cpp | 2 +- clang/lib/Driver/ToolChains/MinGW.cpp | 6 + clang/lib/Frontend/ASTMerge.cpp | 11 +- clang/lib/Frontend/CompilerInvocation.cpp | 21 + clang/lib/Sema/SemaDeclAttr.cpp | 26 +- clang/lib/Sema/SemaDeclCXX.cpp | 34 +- clang/lib/Sema/SemaStmtAttr.cpp | 7 +- .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 1148 ++++----- clang/lib/StaticAnalyzer/Checkers/MoveChecker.cpp | 8 +- .../expected-plists/NewDelete-path-notes.cpp.plist | 20 +- .../Malloc+MismatchedDeallocator+NewDelete.cpp | 2 +- clang/test/Analysis/NewDelete-checker-test.cpp | 2 +- clang/test/Analysis/NewDelete-path-notes.cpp | 8 +- clang/test/Analysis/dtor.cpp | 2 +- clang/test/CXX/temp/temp.param/p3.cpp | 4 +- clang/test/CodeGen/darwin-sdk-version.c | 4 + clang/test/CodeGenCXX/auto-var-init.cpp | 336 ++- clang/test/CodeGenCXX/mangle-ms-exception-spec.cpp | 42 + .../CodeGenCXX/trivial-auto-var-init-attribute.cpp | 23 + clang/test/CodeGenCXX/trivial-auto-var-init.cpp | 216 ++ .../Driver/Inputs/MacOSX10.14.sdk/SDKSettings.json | 1 + clang/test/Driver/aarch64-cpus.c | 3 + clang/test/Driver/clang-translation.c | 5 + clang/test/Driver/clang_f_opts.c | 9 + clang/test/Driver/darwin-sdk-version.c | 37 + clang/test/Driver/windows-exceptions.cpp | 3 + clang/test/Frontend/ast-main.c | 6 +- clang/test/Frontend/ast-main.cpp | 6 +- clang/test/Sema/attr-uninitialized.c | 21 + clang/test/Sema/uninit-variables.c | 1 + clang/test/SemaCXX/constant-expression-cxx1y.cpp | 8 + clang/tools/clang-format/clang-format-diff.py | 1 + .../tools/scan-build-py/libscanbuild/arguments.py | 1 + clang/tools/scan-view/bin/scan-view | 12 +- clang/tools/scan-view/share/ScanView.py | 38 +- clang/tools/scan-view/share/startfile.py | 2 +- clang/unittests/AST/ASTImporterTest.cpp | 1301 +++++++++- clang/unittests/AST/CMakeLists.txt | 4 + clang/unittests/AST/StructuralEquivalenceTest.cpp | 71 + clang/unittests/Sema/CodeCompleteTest.cpp | 27 +- clang/utils/ABITest/ABITestGen.py | 133 +- clang/utils/ABITest/Enumeration.py | 19 +- clang/utils/ABITest/TypeGen.py | 9 +- clang/utils/CIndex/completion_logger_server.py | 5 +- clang/utils/TestUtils/deep-stack.py | 17 +- clang/utils/analyzer/CmpRuns.py | 7 +- clang/utils/analyzer/SATestAdd.py | 17 +- clang/utils/analyzer/SATestBuild.py | 14 +- clang/utils/analyzer/SATestUpdateDiffs.py | 11 +- clang/utils/analyzer/SumTimerInfo.py | 29 +- clang/utils/check_cfc/check_cfc.py | 7 +- clang/utils/check_cfc/setup.py | 5 +- clang/utils/clangdiag.py | 3 +- clang/utils/modfuzz.py | 5 +- clang/utils/token-delta.py | 21 +- compiler-rt/lib/hwasan/hwasan.cc | 4 +- .../sanitizer_common_interceptors.inc | 76 + .../sanitizer_common/TestCases/FreeBSD/capsicum.cc | 6 + .../algorithms.partition_point.bench.cpp | 124 + libcxx/include/__config | 14 +- libcxx/include/algorithm | 34 +- .../test/libcxx/algorithms/half_positive.pass.cpp | 56 + .../memory/aligned_allocation_macro.pass.cpp | 15 +- .../test/std/depr/depr.c.headers/math_h.pass.cpp | 39 +- .../ptr.launder/launder.types.fail.cpp | 2 + .../locale.collate.byname/transform.pass.cpp | 3 + .../get_long_double_fr_FR.pass.cpp | 3 + .../get_long_double_ru_RU.pass.cpp | 3 + .../get_long_double_zh_CN.pass.cpp | 3 + .../put_long_double_fr_FR.pass.cpp | 3 + .../put_long_double_ru_RU.pass.cpp | 3 + .../put_long_double_zh_CN.pass.cpp | 3 + .../locale.moneypunct.byname/curr_symbol.pass.cpp | 3 + .../locale.moneypunct.byname/grouping.pass.cpp | 3 + .../locale.moneypunct.byname/neg_format.pass.cpp | 3 + .../locale.moneypunct.byname/pos_format.pass.cpp | 3 + .../thousands_sep.pass.cpp | 3 + .../locale.time.get.byname/get_date.pass.cpp | 3 + .../locale.time.get.byname/get_date_wide.pass.cpp | 3 + .../locale.time.get.byname/get_one.pass.cpp | 3 + .../locale.time.get.byname/get_one_wide.pass.cpp | 3 + .../locale.time.put.byname/put1.pass.cpp | 3 + .../locale.numpunct.byname/grouping.pass.cpp | 3 + .../locale.numpunct.byname/thousands_sep.pass.cpp | 3 + .../locale/locale.cons/char_pointer.pass.cpp | 3 + libcxx/test/std/numerics/c.math/cmath.pass.cpp | 3 +- .../generate_canonical.pass.cpp | 28 +- .../test/std/re/re.alg/re.alg.match/basic.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.match/ecma.pass.cpp | 3 + .../std/re/re.alg/re.alg.match/extended.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.search/awk.pass.cpp | 3 + .../std/re/re.alg/re.alg.search/basic.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.search/ecma.pass.cpp | 3 + .../std/re/re.alg/re.alg.search/extended.pass.cpp | 3 + .../std/re/re.traits/lookup_collatename.pass.cpp | 3 + libcxx/test/std/re/re.traits/transform.pass.cpp | 3 + .../std/re/re.traits/transform_primary.pass.cpp | 3 + .../std/re/re.traits/translate_nocase.pass.cpp | 5 - .../op_divide_duration.pass.cpp | 3 +- libcxx/test/support/truncate_fp.h | 23 + libcxx/utils/libcxx/test/target_info.py | 13 + libunwind/src/DwarfInstructions.hpp | 10 +- libunwind/src/DwarfParser.hpp | 11 + lld/COFF/LTO.cpp | 1 + lld/COFF/PDB.cpp | 10 +- lld/ELF/AArch64ErrataFix.cpp | 3 +- lld/ELF/Thunks.cpp | 97 +- lld/test/COFF/lto-cpu-string.ll | 21 + lld/test/ELF/aarch64-cortex-a53-843419-large2.s | 19 + lld/test/ELF/arm-thumb-nov6thunk.s | 39 - lld/test/ELF/arm-thumb-thunk-v6m.s | 61 + lldb/examples/darwin/heap_find/heap.py | 2 +- lldb/examples/python/crashlog.py | 83 +- lldb/include/lldb/Symbol/ClangASTContext.h | 4 + lldb/include/lldb/Symbol/ClangUtil.h | 6 + lldb/lit/Heap/Inputs/cstr.c | 17 + lldb/lit/Heap/heap-cstr.test | 10 + lldb/lit/Minidump/Inputs/dump-content.dmp | Bin 0 -> 664 bytes lldb/lit/Minidump/dump-all.test | 86 + lldb/lit/Python/crashlog.test | 99 + lldb/lit/Suite/lldbtest.py | 4 + .../NativePDB/function-types-classes.cpp | 16 +- lldb/lit/helper/build.py | 7 +- lldb/lldb.xcodeproj/project.pbxproj | 6 + .../Python/lldbsuite/test/README-TestSuite | 101 +- .../functionalities/load_unload/TestLoadUnload.py | 1 + .../process_attach/TestProcessAttach.py | 3 - .../process_group/TestChangeProcessGroup.py | 1 - .../create_after_attach/TestCreateAfterAttach.py | 2 - .../watchpoint/multiple_hits/TestMultipleHits.py | 1 + .../lldbsuite/test/macosx/queues/TestQueues.py | 6 +- .../test/python_api/hello_world/TestHelloWorld.py | 14 +- .../test/tools/lldb-server/TestGdbRemoteGPacket.py | 1 + .../Plugins/Process/minidump/MinidumpParser.cpp | 45 + .../Plugins/Process/minidump/MinidumpParser.h | 7 + .../Plugins/Process/minidump/MinidumpTypes.h | 5 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 241 ++ .../Plugins/Process/minidump/ProcessMinidump.h | 3 + .../Plugins/SymbolFile/NativePDB/CMakeLists.txt | 1 + .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 865 +++++++ .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 129 + .../Plugins/SymbolFile/NativePDB/PdbUtil.cpp | 188 ++ lldb/source/Plugins/SymbolFile/NativePDB/PdbUtil.h | 23 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 820 +----- .../SymbolFile/NativePDB/SymbolFileNativePDB.h | 57 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 68 +- .../SymbolFile/NativePDB/UdtRecordCompleter.h | 21 +- lldb/source/Symbol/ClangASTContext.cpp | 31 +- lldb/source/Symbol/ClangUtil.cpp | 8 + lldb/source/Target/Process.cpp | 5 + lldb/source/Target/Target.cpp | 19 +- lldb/tools/driver/Driver.cpp | 11 +- lldb/tools/driver/Options.td | 16 +- .../Process/minidump/Inputs/dump-content.dmp | Bin 0 -> 664 bytes lldb/www/symbols.html | 27 + llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 1411 +++++++++++ llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 1846 ++++++++++++++ llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 2102 ++++++++++++++++ llvm/docs/AMDGPU/gfx7_addr_buf.rst | 24 + llvm/docs/AMDGPU/gfx7_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx7_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx7_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx7_attr.rst | 30 + llvm/docs/AMDGPU/gfx7_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx7_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx7_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx7_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx7_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx7_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx7_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx7_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx7_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx7_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx7_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx7_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx7_dst_mimg_gather4.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx7_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx7_hwreg.rst | 60 + llvm/docs/AMDGPU/gfx7_label.rst | 30 + llvm/docs/AMDGPU/gfx7_mod.rst | 14 + llvm/docs/AMDGPU/gfx7_msg.rst | 72 + llvm/docs/AMDGPU/gfx7_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_offset_smem.rst | 21 + llvm/docs/AMDGPU/gfx7_opt.rst | 14 + llvm/docs/AMDGPU/gfx7_param.rst | 22 + llvm/docs/AMDGPU/gfx7_ret.rst | 14 + llvm/docs/AMDGPU/gfx7_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx7_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_simm16.rst | 14 + llvm/docs/AMDGPU/gfx7_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_3.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_2.rst | 17 + llvm/docs/AMDGPU/gfx7_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx7_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx7_tgt.rst | 24 + llvm/docs/AMDGPU/gfx7_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx7_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx7_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_waitcnt.rst | 55 + llvm/docs/AMDGPU/gfx8_addr_buf.rst | 22 + llvm/docs/AMDGPU/gfx8_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx8_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx8_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx8_attr.rst | 30 + llvm/docs/AMDGPU/gfx8_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx8_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx8_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_d16_128.rst | 20 + llvm/docs/AMDGPU/gfx8_data_buf_d16_32.rst | 17 + llvm/docs/AMDGPU/gfx8_data_buf_d16_64.rst | 20 + llvm/docs/AMDGPU/gfx8_data_buf_d16_96.rst | 20 + llvm/docs/AMDGPU/gfx8_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx8_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx8_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx8_data_mimg_store_d16.rst | 24 + llvm/docs/AMDGPU/gfx8_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_128.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_32.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_64.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_96.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx8_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx8_dst_mimg_gather4.rst | 26 + llvm/docs/AMDGPU/gfx8_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx8_dst_mimg_regular_d16.rst | 26 + llvm/docs/AMDGPU/gfx8_fimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx8_hwreg.rst | 60 + llvm/docs/AMDGPU/gfx8_imm4.rst | 25 + llvm/docs/AMDGPU/gfx8_label.rst | 30 + llvm/docs/AMDGPU/gfx8_mod_dpp_sdwa_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx8_mod_sdwa_sext.rst | 14 + llvm/docs/AMDGPU/gfx8_mod_vop3_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx8_msg.rst | 72 + llvm/docs/AMDGPU/gfx8_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_offset_smem_load.rst | 17 + llvm/docs/AMDGPU/gfx8_offset_smem_store.rst | 17 + llvm/docs/AMDGPU/gfx8_opt.rst | 14 + llvm/docs/AMDGPU/gfx8_param.rst | 22 + llvm/docs/AMDGPU/gfx8_perm_smem.rst | 24 + llvm/docs/AMDGPU/gfx8_ret.rst | 14 + llvm/docs/AMDGPU/gfx8_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx8_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_simm16.rst | 14 + llvm/docs/AMDGPU/gfx8_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx8_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx8_tgt.rst | 24 + llvm/docs/AMDGPU/gfx8_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx8_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_waitcnt.rst | 55 + llvm/docs/AMDGPU/gfx9_addr_buf.rst | 22 + llvm/docs/AMDGPU/gfx9_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx9_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx9_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx9_attr.rst | 30 + llvm/docs/AMDGPU/gfx9_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx9_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_base_smem_scratch.rst | 17 + llvm/docs/AMDGPU/gfx9_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx9_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx9_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx9_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx9_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx9_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx9_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx9_data_mimg_store_d16.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx9_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_32.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx9_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx9_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx9_dst_mimg_gather4.rst | 22 + llvm/docs/AMDGPU/gfx9_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx9_dst_mimg_regular_d16.rst | 22 + llvm/docs/AMDGPU/gfx9_fimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx9_hwreg.rst | 61 + llvm/docs/AMDGPU/gfx9_imm4.rst | 25 + llvm/docs/AMDGPU/gfx9_label.rst | 30 + llvm/docs/AMDGPU/gfx9_mad_type_dev.rst | 17 + llvm/docs/AMDGPU/gfx9_mod_dpp_sdwa_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx9_mod_sdwa_sext.rst | 14 + llvm/docs/AMDGPU/gfx9_mod_vop3_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx9_msg.rst | 72 + llvm/docs/AMDGPU/gfx9_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_offset_smem_buf.rst | 19 + llvm/docs/AMDGPU/gfx9_offset_smem_plain.rst | 22 + llvm/docs/AMDGPU/gfx9_opt.rst | 14 + llvm/docs/AMDGPU/gfx9_param.rst | 22 + llvm/docs/AMDGPU/gfx9_perm_smem.rst | 24 + llvm/docs/AMDGPU/gfx9_ret.rst | 14 + llvm/docs/AMDGPU/gfx9_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx9_saddr_flat_global.rst | 19 + llvm/docs/AMDGPU/gfx9_saddr_flat_scratch.rst | 19 + llvm/docs/AMDGPU/gfx9_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_simm16.rst | 14 + llvm/docs/AMDGPU/gfx9_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx9_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx9_tgt.rst | 24 + llvm/docs/AMDGPU/gfx9_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx9_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_vaddr_flat_global.rst | 22 + llvm/docs/AMDGPU/gfx9_vaddr_flat_scratch.rst | 19 + llvm/docs/AMDGPU/gfx9_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_waitcnt.rst | 56 + llvm/docs/AMDGPUAsmGFX7.rst | 1255 ---------- llvm/docs/AMDGPUAsmGFX8.rst | 1672 ------------- llvm/docs/AMDGPUAsmGFX9.rst | 1906 -------------- llvm/docs/AMDGPUInstructionNotation.rst | 110 + llvm/docs/AMDGPUInstructionSyntax.rst | 170 ++ ...UOperandSyntax.rst => AMDGPUModifierSyntax.rst} | 495 ++-- llvm/docs/AMDGPUOperandSyntax.rst | 1502 +++++------ llvm/docs/AMDGPUUsage.rst | 37 +- llvm/docs/CommandGuide/FileCheck.rst | 9 +- llvm/include/llvm/CodeGen/TargetLowering.h | 21 +- .../llvm/DebugInfo/CodeView/SymbolRecordHelpers.h | 1 + .../llvm/DebugInfo/PDB/Native/ModuleDebugStream.h | 2 + .../include/llvm/Demangle/MicrosoftDemangleNodes.h | 2 + llvm/include/llvm/MC/MCCodeView.h | 2 +- llvm/include/llvm/MCA/InstrBuilder.h | 4 +- llvm/include/llvm/MCA/Instruction.h | 2 + llvm/include/llvm/Support/FileCheck.h | 69 +- llvm/include/llvm/Support/VirtualFileSystem.h | 3 + llvm/lib/Analysis/CaptureTracking.cpp | 7 +- llvm/lib/Analysis/InstructionSimplify.cpp | 66 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfFile.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 9 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.h | 4 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 18 + llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 9 + llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 172 +- .../lib/DebugInfo/CodeView/SymbolRecordHelpers.cpp | 34 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 21 + .../lib/DebugInfo/PDB/Native/ModuleDebugStream.cpp | 7 + llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 9 + llvm/lib/MC/MCCodeView.cpp | 4 +- llvm/lib/MC/MCObjectFileInfo.cpp | 2 +- llvm/lib/MC/MCObjectStreamer.cpp | 6 +- llvm/lib/MCA/InstrBuilder.cpp | 23 +- llvm/lib/MCA/Stages/DispatchStage.cpp | 8 + llvm/lib/Support/FileCheck.cpp | 159 +- llvm/lib/Support/Unix/Path.inc | 2 +- llvm/lib/Target/AArch64/AArch64.h | 2 + llvm/lib/Target/AArch64/AArch64FastISel.cpp | 18 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 18 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 7 + .../Target/AArch64/AArch64InstructionSelector.cpp | 34 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 4 + .../Target/AArch64/AArch64SpeculationHardening.cpp | 368 +++ llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 17 + llvm/lib/Target/AArch64/CMakeLists.txt | 1 + .../AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 6 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 3 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 3 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 14 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 42 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 2 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 256 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 164 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 17 + llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 8 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 1 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 23 + .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 39 +- .../InstPrinter/WebAssemblyInstPrinter.cpp | 51 +- .../InstPrinter/WebAssemblyInstPrinter.h | 1 + .../MCTargetDesc/WebAssemblyMCCodeEmitter.cpp | 8 - .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 8 - .../Target/WebAssembly/WebAssemblyInstrControl.td | 28 +- llvm/lib/Target/X86/X86FastISel.cpp | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 177 +- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86InstrInfo.cpp | 17 +- .../AggressiveInstCombine.cpp | 97 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 3 +- .../lib/Transforms/IPO/DeadArgumentElimination.cpp | 4 +- llvm/lib/Transforms/IPO/ExtractGV.cpp | 1 + llvm/lib/Transforms/IPO/FunctionImport.cpp | 3 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 22 +- llvm/lib/Transforms/IPO/MergeFunctions.cpp | 8 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 3 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 5 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 15 +- .../InstCombine/InstructionCombining.cpp | 5 +- .../Instrumentation/HWAddressSanitizer.cpp | 32 +- llvm/lib/Transforms/Scalar/SROA.cpp | 59 +- llvm/test/CodeGen/AArch64/O0-pipeline.ll | 1 + llvm/test/CodeGen/AArch64/O3-pipeline.ll | 2 + llvm/test/CodeGen/AArch64/fast-isel-erase.ll | 25 + .../AArch64/ldst-opt-after-block-placement.ll | 51 + .../AArch64/speculation-hardening-dagisel.ll | 71 + llvm/test/CodeGen/AArch64/speculation-hardening.ll | 156 ++ .../test/CodeGen/AArch64/speculation-hardening.mir | 117 + llvm/test/CodeGen/AArch64/wineh-mingw.ll | 48 + .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 25 + .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 35 + .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 25 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 36 + .../AMDGPU/GlobalISel/regbankselect-fabs.mir | 35 + .../AMDGPU/GlobalISel/regbankselect-fma.mir | 148 ++ .../AMDGPU/GlobalISel/regbankselect-fneg.mir | 35 + .../GlobalISel/regbankselect-frame-index.mir | 23 + llvm/test/CodeGen/ARM/atomic-ops-m33.ll | 140 ++ llvm/test/CodeGen/ARM/ldstrex-m.ll | 21 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 96 +- llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/add.ll | 69 +- llvm/test/CodeGen/PowerPC/mi-scheduling-lhs.ll | 49 + llvm/test/CodeGen/PowerPC/ppc64-P9-setb.ll | 780 +++--- llvm/test/CodeGen/PowerPC/ppc64-P9-vabsd.ll | 434 +++- llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 12 +- llvm/test/CodeGen/PowerPC/toc-float.ll | 21 +- llvm/test/CodeGen/WebAssembly/stack-insts.ll | 3 +- llvm/test/CodeGen/X86/2011-12-28-vselecti8.ll | 18 +- llvm/test/CodeGen/X86/bmi.ll | 394 ++- llvm/test/CodeGen/X86/cmp.ll | 3 +- llvm/test/CodeGen/X86/combine-sdiv.ll | 65 +- llvm/test/CodeGen/X86/combine-srem.ll | 66 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 6 +- llvm/test/CodeGen/X86/promote-vec3.ll | 8 +- llvm/test/CodeGen/X86/psubus.ll | 522 ++++ llvm/test/CodeGen/X86/shrink_vmul-widen.ll | 20 +- llvm/test/CodeGen/X86/shrink_vmul.ll | 20 +- llvm/test/CodeGen/X86/tbm_patterns.ll | 4 - llvm/test/CodeGen/X86/vector-fshl-128.ll | 2609 +++++++++++++++++++ llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 2219 +++++++++++++++++ llvm/test/CodeGen/X86/vector-fshr-128.ll | 2622 ++++++++++++++++++++ llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 2217 +++++++++++++++++ .../CodeGen/X86/vector-shift-ashr-sub128-widen.ll | 78 +- llvm/test/DebugInfo/COFF/frameproc-flags.ll | 38 +- llvm/test/DebugInfo/COFF/multifunction.ll | 32 +- llvm/test/DebugInfo/COFF/simple.ll | 12 +- llvm/test/DebugInfo/COFF/thunk.ll | 2 + llvm/test/DebugInfo/COFF/types-cvarargs.ll | 2 +- llvm/test/DebugInfo/COFF/udts-complete.ll | 2 +- llvm/test/DebugInfo/COFF/udts.ll | 16 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 6 +- .../DebugInfo/Inputs/dwarfdump-test.elf-x86-64 | Bin 17864 -> 9640 bytes .../Inputs/dwarfdump-test.elf-x86-64.debuglink | Bin 16288 -> 8668 bytes .../Inputs/llvm-symbolizer-test.elf-x86-64 | Bin 17200 -> 10693 bytes llvm/test/DebugInfo/Inputs/test-inline.o | Bin 2968 -> 6040 bytes llvm/test/DebugInfo/Inputs/test-parameters.o | Bin 2352 -> 5792 bytes .../test/DebugInfo/X86/length_symbol_difference.ll | 30 + llvm/test/DebugInfo/debuglineinfo.test | 53 +- ...lvm-symbolizer-split-dwarf-no-skel-address.test | 7 +- llvm/test/DebugInfo/llvm-symbolizer.test | 20 +- llvm/test/FileCheck/dump-input-annotations.txt | 394 +++ llvm/test/FileCheck/dump-input-enable.txt | 128 + llvm/test/FileCheck/no-check-file.txt | 3 + llvm/test/FileCheck/verbose_mode.txt | 17 - .../Instrumentation/HWAddressSanitizer/basic.ll | 5 +- .../HWAddressSanitizer/with-calls.ll | 2 +- llvm/test/MC/AsmParser/floating-literals.s | 9 + llvm/test/MC/COFF/cv-def-range-align.s | 161 ++ llvm/test/MC/WebAssembly/basic-assembly.s | 29 + .../Transforms/AggressiveInstCombine/rotate.ll | 341 ++- .../ArgumentPromotion/nonzero-address-spaces.ll | 24 + .../DeadArgElim/nonzero-address-spaces.ll | 20 + llvm/test/Transforms/InstCombine/cast.ll | 19 +- llvm/test/Transforms/InstCombine/select-bitext.ll | 28 +- llvm/test/Transforms/InstCombine/vector-casts.ll | 30 +- .../Transforms/InstSimplify/saturating-add-sub.ll | 56 +- .../Transforms/MergeFunc/nonzero-address-spaces.ll | 30 + llvm/test/Transforms/PhaseOrdering/rotate.ll | 13 +- llvm/test/Transforms/SROA/alignment.ll | 47 + llvm/test/tools/gold/X86/split-dwarf.ll | 4 +- .../llvm-mca}/SystemZ/lit.local.cfg | 0 llvm/test/tools/llvm-mca/SystemZ/stm-lm.s | 72 + llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 37 + llvm/utils/FileCheck/FileCheck.cpp | 431 +++- openmp/runtime/src/include/50/ompt.h.var | 97 +- openmp/runtime/src/kmp_atomic.h | 6 +- openmp/runtime/src/kmp_barrier.cpp | 10 +- openmp/runtime/src/kmp_csupport.cpp | 208 +- openmp/runtime/src/kmp_ftn_entry.h | 4 +- openmp/runtime/src/kmp_gsupport.cpp | 90 +- openmp/runtime/src/kmp_lock.cpp | 8 +- openmp/runtime/src/kmp_runtime.cpp | 76 +- openmp/runtime/src/kmp_taskdeps.cpp | 12 +- openmp/runtime/src/kmp_tasking.cpp | 49 +- openmp/runtime/src/kmp_wait_release.h | 40 +- openmp/runtime/src/ompt-general.cpp | 34 +- openmp/runtime/src/ompt-internal.h | 6 +- openmp/runtime/src/ompt-specific.cpp | 12 +- openmp/runtime/src/ompt-specific.h | 4 +- .../test/affinity/format/affinity_display.1.c | 92 + .../runtime/test/affinity/format/affinity_values.c | 135 + openmp/runtime/test/affinity/format/api.c | 56 + openmp/runtime/test/affinity/format/api2.c | 84 + openmp/runtime/test/affinity/format/check.py | 73 + .../test/affinity/format/fields_modifiers.c | 117 + .../runtime/test/affinity/format/fields_values.c | 152 ++ openmp/runtime/test/affinity/format/increase.c | 36 + openmp/runtime/test/affinity/format/lit.local.cfg | 2 + openmp/runtime/test/affinity/format/nested.c | 23 + openmp/runtime/test/affinity/format/nested2.c | 29 + openmp/runtime/test/affinity/format/nested_mixed.c | 46 + .../runtime/test/affinity/format/nested_serial.c | 35 + openmp/runtime/test/affinity/format/proc_bind.c | 31 + openmp/runtime/test/affinity/format/simple.c | 27 + openmp/runtime/test/affinity/format/simple_env.c | 16 + openmp/runtime/test/ompt/callback.h | 32 +- .../test/ompt/misc/api_calls_from_other_thread.cpp | 2 +- openmp/runtime/test/ompt/misc/api_calls_misc.c | 2 +- openmp/runtime/test/ompt/misc/control_tool.c | 2 +- openmp/runtime/test/ompt/parallel/nested.c | 12 +- .../runtime/test/ompt/parallel/nested_thread_num.c | 12 +- .../runtime/test/ompt/parallel/nested_threadnum.c | 62 + openmp/runtime/test/ompt/tasks/explicit_task.c | 18 +- openmp/runtime/test/ompt/tasks/serialized.c | 12 +- .../runtime/test/ompt/tasks/task_in_joinbarrier.c | 10 +- openmp/runtime/test/ompt/tasks/untied_task.c | 16 +- 686 files changed, 36622 insertions(+), 10025 deletions(-) create mode 100644 clang/include/clang/AST/ASTImporterLookupTable.h create mode 100644 clang/include/clang/Driver/DarwinSDKInfo.h create mode 100644 clang/lib/AST/ASTImporterLookupTable.cpp create mode 100644 clang/lib/Driver/DarwinSDKInfo.cpp create mode 100644 clang/test/CodeGen/darwin-sdk-version.c create mode 100644 clang/test/CodeGenCXX/mangle-ms-exception-spec.cpp create mode 100644 clang/test/CodeGenCXX/trivial-auto-var-init-attribute.cpp create mode 100644 clang/test/CodeGenCXX/trivial-auto-var-init.cpp create mode 100644 clang/test/Driver/Inputs/MacOSX10.14.sdk/SDKSettings.json create mode 100644 clang/test/Driver/darwin-sdk-version.c create mode 100644 clang/test/Sema/attr-uninitialized.c create mode 100644 libcxx/benchmarks/algorithms.partition_point.bench.cpp create mode 100644 libcxx/test/libcxx/algorithms/half_positive.pass.cpp create mode 100644 libcxx/test/support/truncate_fp.h create mode 100644 lld/test/COFF/lto-cpu-string.ll create mode 100644 lld/test/ELF/aarch64-cortex-a53-843419-large2.s delete mode 100644 lld/test/ELF/arm-thumb-nov6thunk.s create mode 100644 lld/test/ELF/arm-thumb-thunk-v6m.s create mode 100644 lldb/lit/Heap/Inputs/cstr.c create mode 100644 lldb/lit/Heap/heap-cstr.test create mode 100644 lldb/lit/Minidump/Inputs/dump-content.dmp create mode 100644 lldb/lit/Minidump/dump-all.test create mode 100644 lldb/lit/Python/crashlog.test create mode 100644 lldb/source/Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp create mode 100644 lldb/source/Plugins/SymbolFile/NativePDB/PdbAstBuilder.h create mode 100644 lldb/unittests/Process/minidump/Inputs/dump-content.dmp create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx7_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx7_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx7_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_label.rst create mode 100644 llvm/docs/AMDGPU/gfx7_mod.rst create mode 100644 llvm/docs/AMDGPU/gfx7_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_offset_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx7_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx7_param.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx7_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx7_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx7_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_waitcnt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx8_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx8_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_store_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_regular_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_fimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_imm4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_label.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_dpp_sdwa_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_sdwa_sext.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_vop3_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_smem_load.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_smem_store.rst create mode 100644 llvm/docs/AMDGPU/gfx8_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_param.rst create mode 100644 llvm/docs/AMDGPU/gfx8_perm_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx8_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx8_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx8_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_waitcnt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_store_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_regular_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_fimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_imm4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_label.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mad_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_dpp_sdwa_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_sdwa_sext.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_vop3_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_smem_plain.rst create mode 100644 llvm/docs/AMDGPU/gfx9_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_param.rst create mode 100644 llvm/docs/AMDGPU/gfx9_perm_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx9_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_flat_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx9_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_flat_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_waitcnt.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX7.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX8.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX9.rst create mode 100644 llvm/docs/AMDGPUInstructionNotation.rst create mode 100644 llvm/docs/AMDGPUInstructionSyntax.rst copy llvm/docs/{AMDGPUOperandSyntax.rst => AMDGPUModifierSyntax.rst} (69%) create mode 100644 llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp create mode 100644 llvm/test/CodeGen/AArch64/fast-isel-erase.ll create mode 100644 llvm/test/CodeGen/AArch64/ldst-opt-after-block-placement.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening-dagisel.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening.mir create mode 100644 llvm/test/CodeGen/AArch64/wineh-mingw.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fma.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fabs.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fma.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-frame-index.mir create mode 100644 llvm/test/CodeGen/ARM/atomic-ops-m33.ll create mode 100644 llvm/test/CodeGen/PowerPC/mi-scheduling-lhs.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshl-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshl-rot-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshr-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshr-rot-128.ll create mode 100644 llvm/test/DebugInfo/X86/length_symbol_difference.ll create mode 100644 llvm/test/FileCheck/dump-input-annotations.txt create mode 100644 llvm/test/FileCheck/dump-input-enable.txt create mode 100644 llvm/test/FileCheck/no-check-file.txt delete mode 100644 llvm/test/FileCheck/verbose_mode.txt create mode 100644 llvm/test/MC/COFF/cv-def-range-align.s create mode 100644 llvm/test/Transforms/ArgumentPromotion/nonzero-address-spaces.ll create mode 100644 llvm/test/Transforms/DeadArgElim/nonzero-address-spaces.ll create mode 100644 llvm/test/Transforms/MergeFunc/nonzero-address-spaces.ll copy llvm/test/{CodeGen => tools/llvm-mca}/SystemZ/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-mca/SystemZ/stm-lm.s create mode 100644 openmp/runtime/test/affinity/format/affinity_display.1.c create mode 100644 openmp/runtime/test/affinity/format/affinity_values.c create mode 100644 openmp/runtime/test/affinity/format/api.c create mode 100644 openmp/runtime/test/affinity/format/api2.c create mode 100644 openmp/runtime/test/affinity/format/check.py create mode 100644 openmp/runtime/test/affinity/format/fields_modifiers.c create mode 100644 openmp/runtime/test/affinity/format/fields_values.c create mode 100644 openmp/runtime/test/affinity/format/increase.c create mode 100644 openmp/runtime/test/affinity/format/lit.local.cfg create mode 100644 openmp/runtime/test/affinity/format/nested.c create mode 100644 openmp/runtime/test/affinity/format/nested2.c create mode 100644 openmp/runtime/test/affinity/format/nested_mixed.c create mode 100644 openmp/runtime/test/affinity/format/nested_serial.c create mode 100644 openmp/runtime/test/affinity/format/proc_bind.c create mode 100644 openmp/runtime/test/affinity/format/simple.c create mode 100644 openmp/runtime/test/affinity/format/simple_env.c create mode 100644 openmp/runtime/test/ompt/parallel/nested_threadnum.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig updated (a7e53914f -> 30240cb43)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards a7e53914f linux-7566ec393f4161572ba6f11ad5171fd5d59b0fbd: 17748 new 30240cb43 llvm-61ec3acd5f56bbcf9c7d1ee3b33e54e9182ac0c8: 17748 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a7e53914f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 204 +- 2-build_llvm/console.log | 10377 +++++++++++++++++---------------- 2-build_llvm/revision | 2 +- 3-count_linux_objs/console.log | 1653 +++--- 4-check_regression/console.log | 2 +- 5-update_baseline/console.log | 4 +- console.log | 12206 +++++++++++++++++++-------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 11 files changed, 12191 insertions(+), 12271 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[lldb] branch master updated (0d3bf9c81 -> e512a1188)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lldb. from 0d3bf9c81 Update CallFrameString API to account for r349472 new e512a1188 Fix typo in r349473 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: source/Plugins/SymbolFile/DWARF/DWARFDefines.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allnoconfig updated (230845da33c -> 8248a57ffb1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allnoconfig in repository toolchain/gcc. from 230845da33c Daily bump. adds b93bb0600ad 2018-12-17 Senthil Kumar Selvaraj <senthilkumar.selvaraj@ [...] adds 8248a57ffb1 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 9 +++++++++ gcc/DATESTAMP | 2 +- gcc/combine.c | 5 +++-- gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/gcc.target/avr/pr88253.c | 32 ++++++++++++++++++++++++++++++++ 5 files changed, 53 insertions(+), 3 deletions(-) create mode 100644 gcc/testsuite/gcc.target/avr/pr88253.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allnoconfig updated (ec1d01c17 -> 45402ddca)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards ec1d01c17 binutils-d935c341f8c5d6de8ab921f709de41bc66d3ce97: all new 45402ddca gcc-8248a57ffb1b127b6504db422cb61283666266ab: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ec1d01c17) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 54 +- 2-prepare_abe/console.log | 4 +- 3-build_abe-binutils/console.log | 3522 +++++++++-------- 4-build_abe-stage1/console.log | 4279 +++++++++++---------- 4-build_abe-stage1/revision | 2 +- 5-count_linux_objs/console.log | 34 +- console.log | 7887 +++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 11 files changed, 7953 insertions(+), 7843 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/llvm-monorepo] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (822a940c1d5 -> 61ec3acd5f5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/llvm-monorepo. from 822a940c1d5 Reverting bitfield size to attempt to fix a windows buildbot adds d8b871514a6 [ELF][ARM] Add support for architecture v6m thunks adds 344f393ab2a [AArch64] Re-run load/store optimizer after aggressive tail [...] adds 7925cc61248 [AArch64][libunwind] Unwinding support for return address s [...] adds 5e1c4a0df57 Revert rC349281 '[analyzer][MallocChecker][NFC] Document an [...] adds efd6a9fa48a Revert rCTE349288 'Fix a lit test failure after MallocCheck [...] adds ef8fb2ca7eb Fix "enumeral mismatch in conditional expression" gcc7 warn [...] adds 07b8f137f5c Fix "enumeral mismatch in conditional expression" gcc7 warn [...] adds f68ce4dda7e Revert rC349281 '[analyzer][MallocChecker][NFC] Document an [...] adds 6aa84cf44da [clangd] Only reduce priority of a thread for indexing. adds cb89eba52cb [MIPS GlobalISel] Lower G_UADDE and narrowScalar G_ADD adds 79dfad91f71 [AggressiveInstCombine] add test for rotate insertion point; NFC adds 4e5c2ac3397 [clangd] Change diskbackedstorage to be atomic adds 97e75290728 [ASTImporter] Fix redecl chain of classes and class templates adds ceee07edc21 Regenerate test in prep for SimplifyDemandedBits improvements. adds f9003ddad8f [ASTImporter] Add importer specific lookup adds b9256d3e369 [MCA] Don't assume that createMCInstrAnalysis() always retu [...] adds dd76b25e40f Revert "DebugInfo: Assume an absence of ranges or high_pc o [...] adds ce6c13e638a [MCA] Add support for BeginGroup/EndGroup. adds 311fd2b640c ARM: use acquire/release instruction variants when available. adds 01cbbbcd752 [MIPS GlobalISel] Remove switch statement (fix r349346 for MSVC) adds 3313b6f4b86 Build ASTImporterTest.cpp with /bigobj on MSVC builds to ke [...] adds 6920f81f3f8 [libcxx] Speeding up partition_point/lower_bound/upper_bound adds 5957a70a2d3 [MS Demangler] Add a helper function to print a Node as a string. adds c540e233490 [Clang AST Context] Add a few helper functions. adds 3f9f2e11716 [PDB] Add some helper functions for working with scopes. adds 5784aa55a20 [CodeComplete] Fix test failure on different host and targe [...] adds 8b7a6e99759 Add missing include file. adds dd8ec2d89c4 Expect Clang diagnostics in std::launder test adds 6d8d5ed352a FastIsel: take care to update iterators when removing instr [...] adds 07a262c5472 Make crashlog.py work when a .dSYM is present, but a binary [...] adds 975edaf725b Make crashlog.py work or binaries with spaces in their names adds 18a04fb1b8a [AMDGPU][MC][DOC] Updated AMD GPU assembler description adds ebffece6aa2 [InstSimplify] Simplify saturating add/sub + icmp adds c7dce0c41ba [AMDGPU][MC][DOC] A fix for build failure in r349368 adds 78cb0defe9a [Driver] Fix --repl argument. adds aeaf5c719ce Fix lldb's macosx/heap.py cstr command. adds 2b6ac2baf7e Unbreak green dragon bots w/o __builtin_launder adds b06236f9612 [TargetLowering] Add DemandedElts mask to SimplifyDemandedB [...] adds 3e23fd57e2e [AMDGPU][MC][DOC] A fix for build failure in r349370 adds e8d10e0aca1 AsmParser: test .double NaN and .double inf adds 8e06563f79d NFC: remove unused variable adds 0e67a70ae36 [test] [re.traits] Remove asserts failing due to invalid UTF-8 adds 280a754d9e8 [test] Add target_info for NetBSD, and XFAIL some of locale tests adds 20a787ed180 [darwin] parse the SDK settings from SDKSettings.json if it [...] adds 17c5c452168 [Driver] Don't override '-march' when using '-arch x86_64h' adds 7d4f84f7ad1 [darwin][arm64] use the "cyclone" CPU for Darwin even when [...] adds 55b56f135a3 [NativePDB] Decouple AST reconstruction from lldb Symbol creation. adds e5c7c87a6c7 [NFC] Test commit: tweak whitespace in comment adds 4878ce472b3 Convert (CMP (srl/shl X, C), 0) to (CMP (and X, C'), 0) whe [...] adds a1a41ee93f6 ELF: AArch64: Fix errata patch address calculation. adds 5b3c5142284 Fix FP comparisons when SSE isn't available adds 245dec00bbf Fix build after r349380 adds e06b2018dba [InstCombine] don't widen an arbitrary sequence of vector o [...] adds 1a405a2730f [SelectionDAG] Fix noop detection for vectors in AssertZext [...] adds b0ff1fac48f [SDAG] Clarify the origin of chain in REG_SEQUENCE in comment, NFC adds 7ddbccb7a0a [Sanitizer] capsicum variadic api subset adds d537afb21f7 Make test/Driver/darwin-sdk-version.c pass on hosts < macOS10.14 adds 89a9eb3a8f9 [analyzer] MoveChecker: Squash the bit field because it cau [...] adds 01a6fcc0ca4 DebugInfo: Update gold plugin tests due to CU attribute reo [...] adds 5aa2853e42d [AggressiveInstCombine] convert rotate with guard branch in [...] adds 8622d74b079 Remove sleep() synchronisation from teststcase and make the [...] adds 1f215716838 Reflow readme adds 3885266c710 Fix case of source file in CMakeLists.txt adds 584f402d708 [X86][SSE] Split SimplifyDemandedBitsForTargetNode X86ISD:: [...] adds 22807acf08e [lit] Detect unexpected passes in lldbtest. adds c96e7426ca6 Don't trigger sanitizer initialization from `sysctlbyname` [...] adds 53e1ac63ffe [codeview] Flush labels before S_DEFRANGE* fragments adds 9dc63ae537f [X86] Add T1MSKC and TZMSK to isDefConvertible used by opti [...] adds f707c6ddad7 [WebAssembly] Fix assembler parsing of br_table. adds da6d92fc89d Add PdbAstBuilder.cpp. adds 6966d02b313 [X86][SSE] Improve immediate vector shift known bits handling. adds 58b5f3c8958 [libcxx][NFC] Properly indent nested #ifdefs and #defines adds 30aca85ee65 Document the DBGSourcePathRemapping dictionary that may be [...] adds 356ee7e20ec [VFS] Add isLocal to ProxyFileSystem and add unit tests. adds 1274e7e0ba6 [OpenMP] Add affinity format tests adds dcf253e58b5 [OpenMP] version the affinity format tests and fix one test adds 2ff3cc09f7e hwasan: Move ctor into a comdat. adds 74e766808f2 Update Microsoft name mangling scheme for exception specifi [...] adds 3bc590b6737 Fix ms-layout_version declspec test and add missing new test adds 99ae5a69ea4 [X86] Add baseline tests for D55780 adds b74bb483338 A few small updates to the testsuite for running against an [...] adds ef8047fb504 [FileCheck] Annotate input dump (1/7) adds 8e3c4bb16f6 [FileCheck] Annotate input dump (2/7) adds b392668ac47 [FileCheck] Annotate input dump (3/7) adds bc5bf740628 [FileCheck] Annotate input dump (4/7) adds d352afe580b [FileCheck] Annotate input dump (5/7) adds 4b370db332a [FileCheck] Annotate input dump (6/7) adds 442f011891e [FileCheck] Annotate input dump (7/7) adds efbfd3c6e6f [FileCheck] Annotate input dump (final tweaks) adds 230fcca476b [libcxx] Properly mark aligned allocation macro test as XFA [...] adds 59f92e8fe37 [libcxx] Handle AppleClang 9 and 10 in XFAILs for aligned a [...] adds f0deb6ff6d0 hwasan: Allow range of frame descriptors to be empty. adds 613574eaa06 Add "dump" command as a custom "process plugin" subcommand [...] adds 207b4a9d931 Recommit r348806: DebugInfo: Use symbol difference for CU l [...] adds 066d0610541 [codeview] Align symbol records to save 441MB during linkin [...] adds 7fb31b8734c [FileCheck] Try to fix test on windows due to r349418 adds d38a2dc7e49 [codeview] Update comment on aligning symbol records adds 78e73c4eb1b [Support] Fix GNU/kFreeBSD build adds e059c3edff8 Call DeleteCurrentProcess before we replace the old process. adds 700be123300 [COFF] Set the CPU string for LTO like ELF does adds 69614f26c9d [PowerPC] Improve vec_abs on P9 adds 98ec45af87a [CaptureTracking] Pass MaxUsesToExplore from wrappers to th [...] adds 6d12b03a909 [NFC] fix test case issue that with wrong label check. adds 7b413a6250d [X86] Const correct some helper functions X86InstrInfo.cpp. NFC adds 6590cda198a [X86] Add test case for PR40060. NFC adds 7408f669ca6 Automatic variable initialization adds f2e64400f16 [NFC] Add new test to cover the lhs scheduling issue for P9. adds fae24e26a8a [ExprConstant] Handle compound assignment when LHS has inte [...] adds b726c0a1775 [PowerPC] Exploit power9 new instruction setb adds d3f9b6c8042 [PowerPC][NFC]Update vabsd cases with vselect test cases adds 13c6f7d03c6 Portable Python script across Python version adds 4f8b49ac4f7 Portable Python script across Python version adds fc0cb85bbd7 Portable Python script across Python version adds 2ca6945539f [X86] Add test cases to show isel failing to match BMI blsm [...] adds 41c2de15d22 [AArch64] [MinGW] Allow enabling SEH exceptions adds 5c87fad63ab [Driver] Automatically enable -munwind-tables if -fseh-exce [...] adds f503aa3a41d [unittests] Remove superfluous semicolon, fixing warnings w [...] adds 10cab6d168c Portable Python script across Python version adds d4f25db203c Portable Python script across Python version adds 806d9b49f1b Introduce control flow speculation tracking pass for AArch64 adds 103ab7f8578 [OMPT] Add testcase for thread_num provided by implicit tas [...] adds b59b5f3e3c1 [OMPT] First chunk of final OMPT 5.0 interface updates adds 40412854be6 [X86][SSE] Replace (VSRLI (VSRAI X, Y), 31) -> (VSRLI X, 31) fold. adds e2ee62acb98 [Tests] fix non-determinism failure in testcase adds 5ec4bf9c5cf build.py: inherit environment in the gcc builder adds 6c9b4763c39 [X86][SSE] Move VSRAI sign extend in reg fold into Simplify [...] adds d3d6efc0677 AMDGPU/GlobalISel: Legalize/regbankselect fneg/fabs/fsub adds f15d02a619e GlobalISel: Improve crash on invalid mapping adds c5d92484a8c SROA: preserve alignment tags on loads and stores. adds d78737bc797 [TargetLowering] Fallback from SimplifyDemandedVectorElts t [...] new a382946a294 AMDGPU: Legalize/regbankselect fma new 49d86625712 AMDGPU: Legalize/regbankselect frame_index new 631173029d7 [IPO][AVR] Create new Functions in the default address spac [...] new 61ec3acd5f5 [X86][SSE] Add 128-bit vector funnel shift tests The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Threading.cpp | 4 +- clang-tools-extra/clangd/Threading.h | 2 +- clang-tools-extra/clangd/index/Background.cpp | 86 +- clang-tools-extra/clangd/index/Background.h | 5 +- .../clangd/index/BackgroundIndexStorage.cpp | 41 +- .../test/clang-tidy/static-analyzer.cpp | 2 +- clang/bindings/python/clang/cindex.py | 7 +- clang/docs/LibASTMatchersReference.html | 10 + clang/docs/conf.py | 9 +- clang/docs/tools/dump_ast_matchers.py | 8 +- clang/docs/tools/dump_format_style.py | 4 +- clang/include/clang/AST/ASTImporter.h | 25 +- clang/include/clang/AST/ASTImporterLookupTable.h | 75 + clang/include/clang/ASTMatchers/ASTMatchers.h | 11 + clang/include/clang/Basic/Attr.td | 6 + clang/include/clang/Basic/AttrDocs.td | 12 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 9 + clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/LangOptions.h | 18 +- clang/include/clang/Basic/TargetInfo.h | 6 + clang/include/clang/Basic/TargetOptions.h | 8 +- clang/include/clang/CrossTU/CrossTranslationUnit.h | 3 + clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Driver/DarwinSDKInfo.h | 42 + clang/include/clang/Driver/Options.td | 6 + clang/include/clang/Driver/ToolChain.h | 8 +- clang/lib/AST/ASTImporter.cpp | 509 ++-- clang/lib/AST/ASTImporterLookupTable.cpp | 129 + clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/DeclBase.cpp | 4 +- clang/lib/AST/ExprConstant.cpp | 26 +- clang/lib/AST/MicrosoftMangle.cpp | 29 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 2 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/CodeGen/CGDecl.cpp | 257 +- clang/lib/CodeGen/ModuleBuilder.cpp | 3 + clang/lib/CrossTU/CrossTranslationUnit.cpp | 13 +- clang/lib/Driver/CMakeLists.txt | 1 + clang/lib/Driver/DarwinSDKInfo.cpp | 44 + clang/lib/Driver/ToolChains/Arch/AArch64.cpp | 30 +- clang/lib/Driver/ToolChains/Arch/AArch64.h | 5 +- clang/lib/Driver/ToolChains/Arch/X86.cpp | 6 +- clang/lib/Driver/ToolChains/Clang.cpp | 47 +- clang/lib/Driver/ToolChains/CommonArgs.cpp | 2 +- clang/lib/Driver/ToolChains/Darwin.cpp | 121 +- clang/lib/Driver/ToolChains/Darwin.h | 6 +- clang/lib/Driver/ToolChains/MSVC.cpp | 2 +- clang/lib/Driver/ToolChains/MinGW.cpp | 6 + clang/lib/Frontend/ASTMerge.cpp | 11 +- clang/lib/Frontend/CompilerInvocation.cpp | 21 + clang/lib/Sema/SemaDeclAttr.cpp | 26 +- clang/lib/Sema/SemaDeclCXX.cpp | 34 +- clang/lib/Sema/SemaStmtAttr.cpp | 7 +- .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 1148 ++++----- clang/lib/StaticAnalyzer/Checkers/MoveChecker.cpp | 8 +- .../expected-plists/NewDelete-path-notes.cpp.plist | 20 +- .../Malloc+MismatchedDeallocator+NewDelete.cpp | 2 +- clang/test/Analysis/NewDelete-checker-test.cpp | 2 +- clang/test/Analysis/NewDelete-path-notes.cpp | 8 +- clang/test/Analysis/dtor.cpp | 2 +- clang/test/CXX/temp/temp.param/p3.cpp | 4 +- clang/test/CodeGen/darwin-sdk-version.c | 4 + clang/test/CodeGenCXX/auto-var-init.cpp | 336 ++- clang/test/CodeGenCXX/mangle-ms-exception-spec.cpp | 42 + .../CodeGenCXX/trivial-auto-var-init-attribute.cpp | 23 + clang/test/CodeGenCXX/trivial-auto-var-init.cpp | 216 ++ .../Driver/Inputs/MacOSX10.14.sdk/SDKSettings.json | 1 + clang/test/Driver/aarch64-cpus.c | 3 + clang/test/Driver/clang-translation.c | 5 + clang/test/Driver/clang_f_opts.c | 9 + clang/test/Driver/darwin-sdk-version.c | 37 + clang/test/Driver/windows-exceptions.cpp | 3 + clang/test/Frontend/ast-main.c | 6 +- clang/test/Frontend/ast-main.cpp | 6 +- clang/test/Sema/attr-uninitialized.c | 21 + clang/test/Sema/uninit-variables.c | 1 + clang/test/SemaCXX/constant-expression-cxx1y.cpp | 8 + clang/tools/clang-format/clang-format-diff.py | 1 + .../tools/scan-build-py/libscanbuild/arguments.py | 1 + clang/tools/scan-view/bin/scan-view | 12 +- clang/tools/scan-view/share/ScanView.py | 38 +- clang/tools/scan-view/share/startfile.py | 2 +- clang/unittests/AST/ASTImporterTest.cpp | 1301 +++++++++- clang/unittests/AST/CMakeLists.txt | 4 + clang/unittests/AST/StructuralEquivalenceTest.cpp | 71 + clang/unittests/Sema/CodeCompleteTest.cpp | 27 +- clang/utils/ABITest/ABITestGen.py | 133 +- clang/utils/ABITest/Enumeration.py | 19 +- clang/utils/ABITest/TypeGen.py | 9 +- clang/utils/CIndex/completion_logger_server.py | 5 +- clang/utils/TestUtils/deep-stack.py | 17 +- clang/utils/analyzer/CmpRuns.py | 7 +- clang/utils/analyzer/SATestAdd.py | 17 +- clang/utils/analyzer/SATestBuild.py | 14 +- clang/utils/analyzer/SATestUpdateDiffs.py | 11 +- clang/utils/analyzer/SumTimerInfo.py | 29 +- clang/utils/check_cfc/check_cfc.py | 7 +- clang/utils/check_cfc/setup.py | 5 +- clang/utils/clangdiag.py | 3 +- clang/utils/modfuzz.py | 5 +- clang/utils/token-delta.py | 21 +- compiler-rt/lib/hwasan/hwasan.cc | 4 +- .../sanitizer_common_interceptors.inc | 76 + .../sanitizer_common/TestCases/FreeBSD/capsicum.cc | 6 + .../algorithms.partition_point.bench.cpp | 124 + libcxx/include/__config | 14 +- libcxx/include/algorithm | 34 +- .../test/libcxx/algorithms/half_positive.pass.cpp | 56 + .../memory/aligned_allocation_macro.pass.cpp | 15 +- .../test/std/depr/depr.c.headers/math_h.pass.cpp | 39 +- .../ptr.launder/launder.types.fail.cpp | 2 + .../locale.collate.byname/transform.pass.cpp | 3 + .../get_long_double_fr_FR.pass.cpp | 3 + .../get_long_double_ru_RU.pass.cpp | 3 + .../get_long_double_zh_CN.pass.cpp | 3 + .../put_long_double_fr_FR.pass.cpp | 3 + .../put_long_double_ru_RU.pass.cpp | 3 + .../put_long_double_zh_CN.pass.cpp | 3 + .../locale.moneypunct.byname/curr_symbol.pass.cpp | 3 + .../locale.moneypunct.byname/grouping.pass.cpp | 3 + .../locale.moneypunct.byname/neg_format.pass.cpp | 3 + .../locale.moneypunct.byname/pos_format.pass.cpp | 3 + .../thousands_sep.pass.cpp | 3 + .../locale.time.get.byname/get_date.pass.cpp | 3 + .../locale.time.get.byname/get_date_wide.pass.cpp | 3 + .../locale.time.get.byname/get_one.pass.cpp | 3 + .../locale.time.get.byname/get_one_wide.pass.cpp | 3 + .../locale.time.put.byname/put1.pass.cpp | 3 + .../locale.numpunct.byname/grouping.pass.cpp | 3 + .../locale.numpunct.byname/thousands_sep.pass.cpp | 3 + .../locale/locale.cons/char_pointer.pass.cpp | 3 + libcxx/test/std/numerics/c.math/cmath.pass.cpp | 3 +- .../generate_canonical.pass.cpp | 28 +- .../test/std/re/re.alg/re.alg.match/basic.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.match/ecma.pass.cpp | 3 + .../std/re/re.alg/re.alg.match/extended.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.search/awk.pass.cpp | 3 + .../std/re/re.alg/re.alg.search/basic.pass.cpp | 3 + .../test/std/re/re.alg/re.alg.search/ecma.pass.cpp | 3 + .../std/re/re.alg/re.alg.search/extended.pass.cpp | 3 + .../std/re/re.traits/lookup_collatename.pass.cpp | 3 + libcxx/test/std/re/re.traits/transform.pass.cpp | 3 + .../std/re/re.traits/transform_primary.pass.cpp | 3 + .../std/re/re.traits/translate_nocase.pass.cpp | 5 - .../op_divide_duration.pass.cpp | 3 +- libcxx/test/support/truncate_fp.h | 23 + libcxx/utils/libcxx/test/target_info.py | 13 + libunwind/src/DwarfInstructions.hpp | 10 +- libunwind/src/DwarfParser.hpp | 11 + lld/COFF/LTO.cpp | 1 + lld/COFF/PDB.cpp | 10 +- lld/ELF/AArch64ErrataFix.cpp | 3 +- lld/ELF/Thunks.cpp | 97 +- lld/test/COFF/lto-cpu-string.ll | 21 + lld/test/ELF/aarch64-cortex-a53-843419-large2.s | 19 + lld/test/ELF/arm-thumb-nov6thunk.s | 39 - lld/test/ELF/arm-thumb-thunk-v6m.s | 61 + lldb/examples/darwin/heap_find/heap.py | 2 +- lldb/examples/python/crashlog.py | 83 +- lldb/include/lldb/Symbol/ClangASTContext.h | 4 + lldb/include/lldb/Symbol/ClangUtil.h | 6 + lldb/lit/Heap/Inputs/cstr.c | 17 + lldb/lit/Heap/heap-cstr.test | 10 + lldb/lit/Minidump/Inputs/dump-content.dmp | Bin 0 -> 664 bytes lldb/lit/Minidump/dump-all.test | 86 + lldb/lit/Python/crashlog.test | 99 + lldb/lit/Suite/lldbtest.py | 4 + .../NativePDB/function-types-classes.cpp | 16 +- lldb/lit/helper/build.py | 7 +- lldb/lldb.xcodeproj/project.pbxproj | 6 + .../Python/lldbsuite/test/README-TestSuite | 101 +- .../functionalities/load_unload/TestLoadUnload.py | 1 + .../process_attach/TestProcessAttach.py | 3 - .../process_group/TestChangeProcessGroup.py | 1 - .../create_after_attach/TestCreateAfterAttach.py | 2 - .../watchpoint/multiple_hits/TestMultipleHits.py | 1 + .../lldbsuite/test/macosx/queues/TestQueues.py | 6 +- .../test/python_api/hello_world/TestHelloWorld.py | 14 +- .../test/tools/lldb-server/TestGdbRemoteGPacket.py | 1 + .../Plugins/Process/minidump/MinidumpParser.cpp | 45 + .../Plugins/Process/minidump/MinidumpParser.h | 7 + .../Plugins/Process/minidump/MinidumpTypes.h | 5 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 241 ++ .../Plugins/Process/minidump/ProcessMinidump.h | 3 + .../Plugins/SymbolFile/NativePDB/CMakeLists.txt | 1 + .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 865 +++++++ .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 129 + .../Plugins/SymbolFile/NativePDB/PdbUtil.cpp | 188 ++ lldb/source/Plugins/SymbolFile/NativePDB/PdbUtil.h | 23 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 820 +----- .../SymbolFile/NativePDB/SymbolFileNativePDB.h | 57 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 68 +- .../SymbolFile/NativePDB/UdtRecordCompleter.h | 21 +- lldb/source/Symbol/ClangASTContext.cpp | 31 +- lldb/source/Symbol/ClangUtil.cpp | 8 + lldb/source/Target/Process.cpp | 5 + lldb/source/Target/Target.cpp | 19 +- lldb/tools/driver/Driver.cpp | 11 +- lldb/tools/driver/Options.td | 16 +- .../Process/minidump/Inputs/dump-content.dmp | Bin 0 -> 664 bytes lldb/www/symbols.html | 27 + llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 1411 +++++++++++ llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 1846 ++++++++++++++ llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 2102 ++++++++++++++++ llvm/docs/AMDGPU/gfx7_addr_buf.rst | 24 + llvm/docs/AMDGPU/gfx7_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx7_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx7_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx7_attr.rst | 30 + llvm/docs/AMDGPU/gfx7_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx7_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx7_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx7_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx7_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx7_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx7_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx7_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx7_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx7_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx7_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx7_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx7_dst_mimg_gather4.rst | 17 + llvm/docs/AMDGPU/gfx7_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx7_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx7_hwreg.rst | 60 + llvm/docs/AMDGPU/gfx7_label.rst | 30 + llvm/docs/AMDGPU/gfx7_mod.rst | 14 + llvm/docs/AMDGPU/gfx7_msg.rst | 72 + llvm/docs/AMDGPU/gfx7_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_offset_smem.rst | 21 + llvm/docs/AMDGPU/gfx7_opt.rst | 14 + llvm/docs/AMDGPU/gfx7_param.rst | 22 + llvm/docs/AMDGPU/gfx7_ret.rst | 14 + llvm/docs/AMDGPU/gfx7_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx7_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx7_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_simm16.rst | 14 + llvm/docs/AMDGPU/gfx7_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_src32_3.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_src64_2.rst | 17 + llvm/docs/AMDGPU/gfx7_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx7_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx7_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx7_tgt.rst | 24 + llvm/docs/AMDGPU/gfx7_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx7_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx7_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx7_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx7_waitcnt.rst | 55 + llvm/docs/AMDGPU/gfx8_addr_buf.rst | 22 + llvm/docs/AMDGPU/gfx8_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx8_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx8_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx8_attr.rst | 30 + llvm/docs/AMDGPU/gfx8_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx8_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx8_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx8_data_buf_d16_128.rst | 20 + llvm/docs/AMDGPU/gfx8_data_buf_d16_32.rst | 17 + llvm/docs/AMDGPU/gfx8_data_buf_d16_64.rst | 20 + llvm/docs/AMDGPU/gfx8_data_buf_d16_96.rst | 20 + llvm/docs/AMDGPU/gfx8_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx8_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx8_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx8_data_mimg_store_d16.rst | 24 + llvm/docs/AMDGPU/gfx8_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_128.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_32.rst | 17 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_64.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_d16_96.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx8_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx8_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx8_dst_mimg_gather4.rst | 26 + llvm/docs/AMDGPU/gfx8_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx8_dst_mimg_regular_d16.rst | 26 + llvm/docs/AMDGPU/gfx8_fimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx8_hwreg.rst | 60 + llvm/docs/AMDGPU/gfx8_imm4.rst | 25 + llvm/docs/AMDGPU/gfx8_label.rst | 30 + llvm/docs/AMDGPU/gfx8_mod_dpp_sdwa_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx8_mod_sdwa_sext.rst | 14 + llvm/docs/AMDGPU/gfx8_mod_vop3_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx8_msg.rst | 72 + llvm/docs/AMDGPU/gfx8_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_offset_smem_load.rst | 17 + llvm/docs/AMDGPU/gfx8_offset_smem_store.rst | 17 + llvm/docs/AMDGPU/gfx8_opt.rst | 14 + llvm/docs/AMDGPU/gfx8_param.rst | 22 + llvm/docs/AMDGPU/gfx8_perm_smem.rst | 24 + llvm/docs/AMDGPU/gfx8_ret.rst | 14 + llvm/docs/AMDGPU/gfx8_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx8_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx8_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_simm16.rst | 14 + llvm/docs/AMDGPU/gfx8_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx8_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx8_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx8_tgt.rst | 24 + llvm/docs/AMDGPU/gfx8_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx8_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx8_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx8_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx8_waitcnt.rst | 55 + llvm/docs/AMDGPU/gfx9_addr_buf.rst | 22 + llvm/docs/AMDGPU/gfx9_addr_ds.rst | 17 + llvm/docs/AMDGPU/gfx9_addr_flat.rst | 17 + llvm/docs/AMDGPU/gfx9_addr_mimg.rst | 21 + llvm/docs/AMDGPU/gfx9_attr.rst | 30 + llvm/docs/AMDGPU/gfx9_base_smem_addr.rst | 17 + llvm/docs/AMDGPU/gfx9_base_smem_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_base_smem_scratch.rst | 17 + llvm/docs/AMDGPU/gfx9_bimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_bimm32.rst | 14 + llvm/docs/AMDGPU/gfx9_data_buf_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx9_data_buf_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx9_data_buf_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx9_data_mimg_atomic_cmp.rst | 27 + llvm/docs/AMDGPU/gfx9_data_mimg_atomic_reg.rst | 26 + llvm/docs/AMDGPU/gfx9_data_mimg_store.rst | 18 + llvm/docs/AMDGPU/gfx9_data_mimg_store_d16.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic128.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic32.rst | 21 + llvm/docs/AMDGPU/gfx9_data_smem_atomic64.rst | 21 + llvm/docs/AMDGPU/gfx9_dst_buf_128.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_32.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_64.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_96.rst | 17 + llvm/docs/AMDGPU/gfx9_dst_buf_lds.rst | 21 + llvm/docs/AMDGPU/gfx9_dst_flat_atomic32.rst | 19 + llvm/docs/AMDGPU/gfx9_dst_flat_atomic64.rst | 19 + llvm/docs/AMDGPU/gfx9_dst_mimg_gather4.rst | 22 + llvm/docs/AMDGPU/gfx9_dst_mimg_regular.rst | 20 + llvm/docs/AMDGPU/gfx9_dst_mimg_regular_d16.rst | 22 + llvm/docs/AMDGPU/gfx9_fimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_fimm32.rst | 14 + llvm/docs/AMDGPU/gfx9_hwreg.rst | 61 + llvm/docs/AMDGPU/gfx9_imm4.rst | 25 + llvm/docs/AMDGPU/gfx9_label.rst | 30 + llvm/docs/AMDGPU/gfx9_mad_type_dev.rst | 17 + llvm/docs/AMDGPU/gfx9_mod_dpp_sdwa_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx9_mod_sdwa_sext.rst | 14 + llvm/docs/AMDGPU/gfx9_mod_vop3_abs_neg.rst | 14 + llvm/docs/AMDGPU/gfx9_msg.rst | 72 + llvm/docs/AMDGPU/gfx9_offset_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_offset_smem_buf.rst | 19 + llvm/docs/AMDGPU/gfx9_offset_smem_plain.rst | 22 + llvm/docs/AMDGPU/gfx9_opt.rst | 14 + llvm/docs/AMDGPU/gfx9_param.rst | 22 + llvm/docs/AMDGPU/gfx9_perm_smem.rst | 24 + llvm/docs/AMDGPU/gfx9_ret.rst | 14 + llvm/docs/AMDGPU/gfx9_rsrc_buf.rst | 17 + llvm/docs/AMDGPU/gfx9_rsrc_mimg.rst | 17 + llvm/docs/AMDGPU/gfx9_saddr_flat_global.rst | 19 + llvm/docs/AMDGPU/gfx9_saddr_flat_scratch.rst | 19 + llvm/docs/AMDGPU/gfx9_samp_mimg.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst256_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst32_2.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst512_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_simm16.rst | 14 + llvm/docs/AMDGPU/gfx9_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_src64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_src64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_src_exp.rst | 28 + llvm/docs/AMDGPU/gfx9_ssrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_1.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_2.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_3.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc32_4.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_1.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_2.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc64_3.rst | 17 + llvm/docs/AMDGPU/gfx9_tgt.rst | 24 + llvm/docs/AMDGPU/gfx9_type_dev.rst | 14 + llvm/docs/AMDGPU/gfx9_uimm16.rst | 14 + llvm/docs/AMDGPU/gfx9_vaddr_flat_global.rst | 22 + llvm/docs/AMDGPU/gfx9_vaddr_flat_scratch.rst | 19 + llvm/docs/AMDGPU/gfx9_vcc_64.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata96_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst96_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc128_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc32_0.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc64_0.rst | 17 + llvm/docs/AMDGPU/gfx9_waitcnt.rst | 56 + llvm/docs/AMDGPUAsmGFX7.rst | 1255 ---------- llvm/docs/AMDGPUAsmGFX8.rst | 1672 ------------- llvm/docs/AMDGPUAsmGFX9.rst | 1906 -------------- llvm/docs/AMDGPUInstructionNotation.rst | 110 + llvm/docs/AMDGPUInstructionSyntax.rst | 170 ++ ...UOperandSyntax.rst => AMDGPUModifierSyntax.rst} | 495 ++-- llvm/docs/AMDGPUOperandSyntax.rst | 1502 +++++------ llvm/docs/AMDGPUUsage.rst | 37 +- llvm/docs/CommandGuide/FileCheck.rst | 9 +- llvm/include/llvm/CodeGen/TargetLowering.h | 21 +- .../llvm/DebugInfo/CodeView/SymbolRecordHelpers.h | 1 + .../llvm/DebugInfo/PDB/Native/ModuleDebugStream.h | 2 + .../include/llvm/Demangle/MicrosoftDemangleNodes.h | 2 + llvm/include/llvm/MC/MCCodeView.h | 2 +- llvm/include/llvm/MCA/InstrBuilder.h | 4 +- llvm/include/llvm/MCA/Instruction.h | 2 + llvm/include/llvm/Support/FileCheck.h | 69 +- llvm/include/llvm/Support/VirtualFileSystem.h | 3 + llvm/lib/Analysis/CaptureTracking.cpp | 7 +- llvm/lib/Analysis/InstructionSimplify.cpp | 66 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfFile.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 9 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.h | 4 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 18 + llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 9 + llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 172 +- .../lib/DebugInfo/CodeView/SymbolRecordHelpers.cpp | 34 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 21 + .../lib/DebugInfo/PDB/Native/ModuleDebugStream.cpp | 7 + llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 9 + llvm/lib/MC/MCCodeView.cpp | 4 +- llvm/lib/MC/MCObjectFileInfo.cpp | 2 +- llvm/lib/MC/MCObjectStreamer.cpp | 6 +- llvm/lib/MCA/InstrBuilder.cpp | 23 +- llvm/lib/MCA/Stages/DispatchStage.cpp | 8 + llvm/lib/Support/FileCheck.cpp | 159 +- llvm/lib/Support/Unix/Path.inc | 2 +- llvm/lib/Target/AArch64/AArch64.h | 2 + llvm/lib/Target/AArch64/AArch64FastISel.cpp | 18 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 18 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 7 + .../Target/AArch64/AArch64InstructionSelector.cpp | 34 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 4 + .../Target/AArch64/AArch64SpeculationHardening.cpp | 368 +++ llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 17 + llvm/lib/Target/AArch64/CMakeLists.txt | 1 + .../AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 6 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 3 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 3 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 14 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 42 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 2 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 256 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 164 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 17 + llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 8 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 1 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 23 + .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 39 +- .../InstPrinter/WebAssemblyInstPrinter.cpp | 51 +- .../InstPrinter/WebAssemblyInstPrinter.h | 1 + .../MCTargetDesc/WebAssemblyMCCodeEmitter.cpp | 8 - .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 8 - .../Target/WebAssembly/WebAssemblyInstrControl.td | 28 +- llvm/lib/Target/X86/X86FastISel.cpp | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 177 +- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86InstrInfo.cpp | 17 +- .../AggressiveInstCombine.cpp | 97 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 3 +- .../lib/Transforms/IPO/DeadArgumentElimination.cpp | 4 +- llvm/lib/Transforms/IPO/ExtractGV.cpp | 1 + llvm/lib/Transforms/IPO/FunctionImport.cpp | 3 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 22 +- llvm/lib/Transforms/IPO/MergeFunctions.cpp | 8 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 3 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 5 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 15 +- .../InstCombine/InstructionCombining.cpp | 5 +- .../Instrumentation/HWAddressSanitizer.cpp | 32 +- llvm/lib/Transforms/Scalar/SROA.cpp | 59 +- llvm/test/CodeGen/AArch64/O0-pipeline.ll | 1 + llvm/test/CodeGen/AArch64/O3-pipeline.ll | 2 + llvm/test/CodeGen/AArch64/fast-isel-erase.ll | 25 + .../AArch64/ldst-opt-after-block-placement.ll | 51 + .../AArch64/speculation-hardening-dagisel.ll | 71 + llvm/test/CodeGen/AArch64/speculation-hardening.ll | 156 ++ .../test/CodeGen/AArch64/speculation-hardening.mir | 117 + llvm/test/CodeGen/AArch64/wineh-mingw.ll | 48 + .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 25 + .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 35 + .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 25 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 36 + .../AMDGPU/GlobalISel/regbankselect-fabs.mir | 35 + .../AMDGPU/GlobalISel/regbankselect-fma.mir | 148 ++ .../AMDGPU/GlobalISel/regbankselect-fneg.mir | 35 + .../GlobalISel/regbankselect-frame-index.mir | 23 + llvm/test/CodeGen/ARM/atomic-ops-m33.ll | 140 ++ llvm/test/CodeGen/ARM/ldstrex-m.ll | 21 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 96 +- llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/add.ll | 69 +- llvm/test/CodeGen/PowerPC/mi-scheduling-lhs.ll | 49 + llvm/test/CodeGen/PowerPC/ppc64-P9-setb.ll | 780 +++--- llvm/test/CodeGen/PowerPC/ppc64-P9-vabsd.ll | 434 +++- llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 12 +- llvm/test/CodeGen/PowerPC/toc-float.ll | 21 +- llvm/test/CodeGen/WebAssembly/stack-insts.ll | 3 +- llvm/test/CodeGen/X86/2011-12-28-vselecti8.ll | 18 +- llvm/test/CodeGen/X86/bmi.ll | 394 ++- llvm/test/CodeGen/X86/cmp.ll | 3 +- llvm/test/CodeGen/X86/combine-sdiv.ll | 65 +- llvm/test/CodeGen/X86/combine-srem.ll | 66 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 6 +- llvm/test/CodeGen/X86/promote-vec3.ll | 8 +- llvm/test/CodeGen/X86/psubus.ll | 522 ++++ llvm/test/CodeGen/X86/shrink_vmul-widen.ll | 20 +- llvm/test/CodeGen/X86/shrink_vmul.ll | 20 +- llvm/test/CodeGen/X86/tbm_patterns.ll | 4 - llvm/test/CodeGen/X86/vector-fshl-128.ll | 2609 +++++++++++++++++++ llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 2219 +++++++++++++++++ llvm/test/CodeGen/X86/vector-fshr-128.ll | 2622 ++++++++++++++++++++ llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 2217 +++++++++++++++++ .../CodeGen/X86/vector-shift-ashr-sub128-widen.ll | 78 +- llvm/test/DebugInfo/COFF/frameproc-flags.ll | 38 +- llvm/test/DebugInfo/COFF/multifunction.ll | 32 +- llvm/test/DebugInfo/COFF/simple.ll | 12 +- llvm/test/DebugInfo/COFF/thunk.ll | 2 + llvm/test/DebugInfo/COFF/types-cvarargs.ll | 2 +- llvm/test/DebugInfo/COFF/udts-complete.ll | 2 +- llvm/test/DebugInfo/COFF/udts.ll | 16 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 6 +- .../DebugInfo/Inputs/dwarfdump-test.elf-x86-64 | Bin 17864 -> 9640 bytes .../Inputs/dwarfdump-test.elf-x86-64.debuglink | Bin 16288 -> 8668 bytes .../Inputs/llvm-symbolizer-test.elf-x86-64 | Bin 17200 -> 10693 bytes llvm/test/DebugInfo/Inputs/test-inline.o | Bin 2968 -> 6040 bytes llvm/test/DebugInfo/Inputs/test-parameters.o | Bin 2352 -> 5792 bytes .../test/DebugInfo/X86/length_symbol_difference.ll | 30 + llvm/test/DebugInfo/debuglineinfo.test | 53 +- ...lvm-symbolizer-split-dwarf-no-skel-address.test | 7 +- llvm/test/DebugInfo/llvm-symbolizer.test | 20 +- llvm/test/FileCheck/dump-input-annotations.txt | 394 +++ llvm/test/FileCheck/dump-input-enable.txt | 128 + llvm/test/FileCheck/no-check-file.txt | 3 + llvm/test/FileCheck/verbose_mode.txt | 17 - .../Instrumentation/HWAddressSanitizer/basic.ll | 5 +- .../HWAddressSanitizer/with-calls.ll | 2 +- llvm/test/MC/AsmParser/floating-literals.s | 9 + llvm/test/MC/COFF/cv-def-range-align.s | 161 ++ llvm/test/MC/WebAssembly/basic-assembly.s | 29 + .../Transforms/AggressiveInstCombine/rotate.ll | 341 ++- .../ArgumentPromotion/nonzero-address-spaces.ll | 24 + .../DeadArgElim/nonzero-address-spaces.ll | 20 + llvm/test/Transforms/InstCombine/cast.ll | 19 +- llvm/test/Transforms/InstCombine/select-bitext.ll | 28 +- llvm/test/Transforms/InstCombine/vector-casts.ll | 30 +- .../Transforms/InstSimplify/saturating-add-sub.ll | 56 +- .../Transforms/MergeFunc/nonzero-address-spaces.ll | 30 + llvm/test/Transforms/PhaseOrdering/rotate.ll | 13 +- llvm/test/Transforms/SROA/alignment.ll | 47 + llvm/test/tools/gold/X86/split-dwarf.ll | 4 +- .../llvm-mca}/SystemZ/lit.local.cfg | 0 llvm/test/tools/llvm-mca/SystemZ/stm-lm.s | 72 + llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 37 + llvm/utils/FileCheck/FileCheck.cpp | 431 +++- openmp/runtime/src/include/50/ompt.h.var | 97 +- openmp/runtime/src/kmp_atomic.h | 6 +- openmp/runtime/src/kmp_barrier.cpp | 10 +- openmp/runtime/src/kmp_csupport.cpp | 208 +- openmp/runtime/src/kmp_ftn_entry.h | 4 +- openmp/runtime/src/kmp_gsupport.cpp | 90 +- openmp/runtime/src/kmp_lock.cpp | 8 +- openmp/runtime/src/kmp_runtime.cpp | 76 +- openmp/runtime/src/kmp_taskdeps.cpp | 12 +- openmp/runtime/src/kmp_tasking.cpp | 49 +- openmp/runtime/src/kmp_wait_release.h | 40 +- openmp/runtime/src/ompt-general.cpp | 34 +- openmp/runtime/src/ompt-internal.h | 6 +- openmp/runtime/src/ompt-specific.cpp | 12 +- openmp/runtime/src/ompt-specific.h | 4 +- .../test/affinity/format/affinity_display.1.c | 92 + .../runtime/test/affinity/format/affinity_values.c | 135 + openmp/runtime/test/affinity/format/api.c | 56 + openmp/runtime/test/affinity/format/api2.c | 84 + openmp/runtime/test/affinity/format/check.py | 73 + .../test/affinity/format/fields_modifiers.c | 117 + .../runtime/test/affinity/format/fields_values.c | 152 ++ openmp/runtime/test/affinity/format/increase.c | 36 + openmp/runtime/test/affinity/format/lit.local.cfg | 2 + openmp/runtime/test/affinity/format/nested.c | 23 + openmp/runtime/test/affinity/format/nested2.c | 29 + openmp/runtime/test/affinity/format/nested_mixed.c | 46 + .../runtime/test/affinity/format/nested_serial.c | 35 + openmp/runtime/test/affinity/format/proc_bind.c | 31 + openmp/runtime/test/affinity/format/simple.c | 27 + openmp/runtime/test/affinity/format/simple_env.c | 16 + openmp/runtime/test/ompt/callback.h | 32 +- .../test/ompt/misc/api_calls_from_other_thread.cpp | 2 +- openmp/runtime/test/ompt/misc/api_calls_misc.c | 2 +- openmp/runtime/test/ompt/misc/control_tool.c | 2 +- openmp/runtime/test/ompt/parallel/nested.c | 12 +- .../runtime/test/ompt/parallel/nested_thread_num.c | 12 +- .../runtime/test/ompt/parallel/nested_threadnum.c | 62 + openmp/runtime/test/ompt/tasks/explicit_task.c | 18 +- openmp/runtime/test/ompt/tasks/serialized.c | 12 +- .../runtime/test/ompt/tasks/task_in_joinbarrier.c | 10 +- openmp/runtime/test/ompt/tasks/untied_task.c | 16 +- 686 files changed, 36622 insertions(+), 10025 deletions(-) create mode 100644 clang/include/clang/AST/ASTImporterLookupTable.h create mode 100644 clang/include/clang/Driver/DarwinSDKInfo.h create mode 100644 clang/lib/AST/ASTImporterLookupTable.cpp create mode 100644 clang/lib/Driver/DarwinSDKInfo.cpp create mode 100644 clang/test/CodeGen/darwin-sdk-version.c create mode 100644 clang/test/CodeGenCXX/mangle-ms-exception-spec.cpp create mode 100644 clang/test/CodeGenCXX/trivial-auto-var-init-attribute.cpp create mode 100644 clang/test/CodeGenCXX/trivial-auto-var-init.cpp create mode 100644 clang/test/Driver/Inputs/MacOSX10.14.sdk/SDKSettings.json create mode 100644 clang/test/Driver/darwin-sdk-version.c create mode 100644 clang/test/Sema/attr-uninitialized.c create mode 100644 libcxx/benchmarks/algorithms.partition_point.bench.cpp create mode 100644 libcxx/test/libcxx/algorithms/half_positive.pass.cpp create mode 100644 libcxx/test/support/truncate_fp.h create mode 100644 lld/test/COFF/lto-cpu-string.ll create mode 100644 lld/test/ELF/aarch64-cortex-a53-843419-large2.s delete mode 100644 lld/test/ELF/arm-thumb-nov6thunk.s create mode 100644 lld/test/ELF/arm-thumb-thunk-v6m.s create mode 100644 lldb/lit/Heap/Inputs/cstr.c create mode 100644 lldb/lit/Heap/heap-cstr.test create mode 100644 lldb/lit/Minidump/Inputs/dump-content.dmp create mode 100644 lldb/lit/Minidump/dump-all.test create mode 100644 lldb/lit/Python/crashlog.test create mode 100644 lldb/source/Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp create mode 100644 lldb/source/Plugins/SymbolFile/NativePDB/PdbAstBuilder.h create mode 100644 lldb/unittests/Process/minidump/Inputs/dump-content.dmp create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx7_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx7_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx7_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx7_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx7_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx7_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_label.rst create mode 100644 llvm/docs/AMDGPU/gfx7_mod.rst create mode 100644 llvm/docs/AMDGPU/gfx7_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_offset_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx7_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx7_param.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx7_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx7_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx7_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx7_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx7_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx7_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx7_waitcnt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx8_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx8_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx8_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_buf_d16_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx8_data_mimg_store_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_128.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_d16_96.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx8_dst_mimg_regular_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_fimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx8_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_imm4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_label.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_dpp_sdwa_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_sdwa_sext.rst create mode 100644 llvm/docs/AMDGPU/gfx8_mod_vop3_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_smem_load.rst create mode 100644 llvm/docs/AMDGPU/gfx8_offset_smem_store.rst create mode 100644 llvm/docs/AMDGPU/gfx8_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_param.rst create mode 100644 llvm/docs/AMDGPU/gfx8_perm_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx8_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx8_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx8_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx8_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx8_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx8_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx8_waitcnt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_ds.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_flat.rst create mode 100644 llvm/docs/AMDGPU/gfx9_addr_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_attr.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_addr.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_base_smem_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_bimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_bimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_buf_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_atomic_cmp.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_atomic_reg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_store.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_mimg_store_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_data_smem_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_128.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_96.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_buf_lds.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_flat_atomic32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_flat_atomic64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_gather4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_regular.rst create mode 100644 llvm/docs/AMDGPU/gfx9_dst_mimg_regular_d16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_fimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_fimm32.rst create mode 100644 llvm/docs/AMDGPU/gfx9_hwreg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_imm4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_label.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mad_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_dpp_sdwa_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_sdwa_sext.rst create mode 100644 llvm/docs/AMDGPU/gfx9_mod_vop3_abs_neg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_msg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_smem_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_offset_smem_plain.rst create mode 100644 llvm/docs/AMDGPU/gfx9_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_param.rst create mode 100644 llvm/docs/AMDGPU/gfx9_perm_smem.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ret.rst create mode 100644 llvm/docs/AMDGPU/gfx9_rsrc_buf.rst create mode 100644 llvm/docs/AMDGPU/gfx9_rsrc_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_flat_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_samp_mimg.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst256_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst512_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_simm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_exp.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc32_4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc64_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_tgt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_type_dev.rst create mode 100644 llvm/docs/AMDGPU/gfx9_uimm16.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_flat_scratch.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vcc_64.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst96_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc128_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc64_0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_waitcnt.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX7.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX8.rst delete mode 100644 llvm/docs/AMDGPUAsmGFX9.rst create mode 100644 llvm/docs/AMDGPUInstructionNotation.rst create mode 100644 llvm/docs/AMDGPUInstructionSyntax.rst copy llvm/docs/{AMDGPUOperandSyntax.rst => AMDGPUModifierSyntax.rst} (69%) create mode 100644 llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp create mode 100644 llvm/test/CodeGen/AArch64/fast-isel-erase.ll create mode 100644 llvm/test/CodeGen/AArch64/ldst-opt-after-block-placement.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening-dagisel.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening.ll create mode 100644 llvm/test/CodeGen/AArch64/speculation-hardening.mir create mode 100644 llvm/test/CodeGen/AArch64/wineh-mingw.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fma.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fabs.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fma.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-frame-index.mir create mode 100644 llvm/test/CodeGen/ARM/atomic-ops-m33.ll create mode 100644 llvm/test/CodeGen/PowerPC/mi-scheduling-lhs.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshl-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshl-rot-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshr-128.ll create mode 100644 llvm/test/CodeGen/X86/vector-fshr-rot-128.ll create mode 100644 llvm/test/DebugInfo/X86/length_symbol_difference.ll create mode 100644 llvm/test/FileCheck/dump-input-annotations.txt create mode 100644 llvm/test/FileCheck/dump-input-enable.txt create mode 100644 llvm/test/FileCheck/no-check-file.txt delete mode 100644 llvm/test/FileCheck/verbose_mode.txt create mode 100644 llvm/test/MC/COFF/cv-def-range-align.s create mode 100644 llvm/test/Transforms/ArgumentPromotion/nonzero-address-spaces.ll create mode 100644 llvm/test/Transforms/DeadArgElim/nonzero-address-spaces.ll create mode 100644 llvm/test/Transforms/MergeFunc/nonzero-address-spaces.ll copy llvm/test/{CodeGen => tools/llvm-mca}/SystemZ/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-mca/SystemZ/stm-lm.s create mode 100644 openmp/runtime/test/affinity/format/affinity_display.1.c create mode 100644 openmp/runtime/test/affinity/format/affinity_values.c create mode 100644 openmp/runtime/test/affinity/format/api.c create mode 100644 openmp/runtime/test/affinity/format/api2.c create mode 100644 openmp/runtime/test/affinity/format/check.py create mode 100644 openmp/runtime/test/affinity/format/fields_modifiers.c create mode 100644 openmp/runtime/test/affinity/format/fields_values.c create mode 100644 openmp/runtime/test/affinity/format/increase.c create mode 100644 openmp/runtime/test/affinity/format/lit.local.cfg create mode 100644 openmp/runtime/test/affinity/format/nested.c create mode 100644 openmp/runtime/test/affinity/format/nested2.c create mode 100644 openmp/runtime/test/affinity/format/nested_mixed.c create mode 100644 openmp/runtime/test/affinity/format/nested_serial.c create mode 100644 openmp/runtime/test/affinity/format/proc_bind.c create mode 100644 openmp/runtime/test/affinity/format/simple.c create mode 100644 openmp/runtime/test/affinity/format/simple_env.c create mode 100644 openmp/runtime/test/ompt/parallel/nested_threadnum.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (faed9ed50 -> b1bd9b06d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards faed9ed50 linux-3beeb2615681fe87f4e6291ade669d50c27ce59a: all new b1bd9b06d llvm-61ec3acd5f56bbcf9c7d1ee3b33e54e9182ac0c8: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (faed9ed50) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 1-reset_artifacts/console.log | 124 +- 2-build_llvm/console.log | 10355 +++++++++++++++++++------------------- 2-build_llvm/revision | 2 +- 3-count_linux_objs/console.log | 129 +- 4-check_regression/console.log | 2 +- 5-update_baseline/console.log | 4 +- console.log | 10614 ++++++++++++++++++++------------------- distance-to-baseline | 2 +- jenkins/build-name | 2 +- jenkins/manifest.sh | 4 +- trigger-bisect-on-failure | 6 +- 11 files changed, 10692 insertions(+), 10552 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

[toolchain/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig updated (4ef5dbe493 -> a529dcc854)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig in repository toolchain/binutils-gdb. from 4ef5dbe493 OBVIOUS: Fix ARI warning by removing warning trailing new line adds 51b4f73a37 AArch64: Fix the gdb build with musl libc adds 87469ba2d2 PR23980, powerpc64 ld segfault adds 9068261f1c gdb/dwarf: Convert some predicates from int to bool adds b55a479709 Automatic date update in version.in adds c5ebe0ff70 sim: Don't overwrite stored errno in sim_syscall_multi adds 7af5d5c4dd PR23980, assertion fail adds a529dcc854 [GOLD] Tweak keep_text_section_prefix test for PowerPC64 ELFv1 No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 +++++++++++++ bfd/elf32-i386.c | 6 +++- bfd/elf32-ppc.c | 6 ++++ bfd/elf32-s390.c | 6 +++- bfd/elf32-sh.c | 6 +++- bfd/elf32-xtensa.c | 6 +++- bfd/elf64-ppc.c | 9 +++++- bfd/elf64-s390.c | 6 +++- bfd/elf64-x86-64.c | 6 +++- bfd/version.h | 2 +- gdb/ChangeLog | 25 ++++++++++++++++ gdb/dwarf2read.c | 58 +++++++++++++++++++------------------- gdb/nat/aarch64-sve-linux-ptrace.h | 2 +- gold/ChangeLog | 6 ++++ gold/testsuite/Makefile.am | 2 +- gold/testsuite/Makefile.in | 2 +- sim/common/ChangeLog | 5 ++++ sim/common/sim-syscall.c | 5 ---- 18 files changed, 133 insertions(+), 45 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

7 years, 5 months

1
0
0 0

2026

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2018