Tcwg-commits August 2019

tcwg-commits@lists.linaro.org

6 participants
13798 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (f44fc8869c1 -> 201b879fd7f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from f44fc8869c1 Merging r368549: ------------------------------------------ [...] adds 9bea39db27e Merging r368561: ------------------------------------------ [...] adds 69e3c1a27b3 Merging r368552: ------------------------------------------ [...] adds 82330f1c510 Merging r368300: ------------------------------------------ [...] adds 2a3980935de Merging r367084: ------------------------------------------ [...] adds 201b879fd7f Merging release note update in r368874 No new revisions were added by this update. Summary of changes: clang/docs/ReleaseNotes.rst | 10 +- clang/lib/Frontend/InitPreprocessor.cpp | 18 +- clang/lib/Headers/opencl-c-base.h | 17 +- clang/lib/Headers/opencl-c.h | 210 +++---- clang/lib/Sema/SemaInit.cpp | 2 +- clang/test/SemaOpenCL/sampler_t.cl | 7 + llvm/lib/Support/Unix/Path.inc | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 48 +- .../CodeGen/RISCV/stack-realignment-unsupported.ll | 13 + llvm/test/CodeGen/RISCV/stack-realignment.ll | 627 +++++++++++++++++++++ 10 files changed, 823 insertions(+), 131 deletions(-) create mode 100644 llvm/test/CodeGen/RISCV/stack-realignment-unsupported.ll create mode 100644 llvm/test/CodeGen/RISCV/stack-realignment.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (fc19565 -> cc003a2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards fc19565 0: update: llvm-linux: 17751 new cc003a2 0: update: llvm-linux: 17751 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (fc19565) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 80 +- 02-build_llvm/console.log | 11962 ++++++++++++++++----------------- 03-build_linux/console.log | 2072 +++--- console.log | 14114 +++++++++++++++++++-------------------- jenkins/manifest.sh | 8 +- 5 files changed, 14118 insertions(+), 14118 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig updated (ee1c7bd33e66 -> 41de59634046)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig in repository toolchain/ci/linux. from ee1c7bd33e66 Merge tag 'tpmdd-next-20190813' of git://git.infradead.org [...] adds 76470ccd62f1 mm: document zone device struct page field usage adds 7ab0ad0e74f8 mm/hmm: fix ZONE_DEVICE anon page mapping reuse adds 1de13ee59225 mm/hmm: fix bad subpage pointer in try_to_unmap_one adds d883544515aa mm: mempolicy: make the behavior consistent when MPOL_MF_M [...] adds a53190a4aaa3 mm: mempolicy: handle vma with unmovable pages mapped corr [...] adds 6051d3bd3b91 mm/z3fold.c: fix z3fold_destroy_pool() ordering adds b997052bc3ac mm/z3fold.c: fix z3fold_destroy_pool() race condition adds 54a83d6bcbf8 mm/memcontrol.c: fix use after free in mem_cgroup_iter() adds 5336e52c9e46 mm/vmalloc.c: fix percpu free VM area search criteria adds fcf3a5b62f43 mm: kmemleak: disable early logging in case of error adds 951531691c4b mm/usercopy: use memory range to be accessed for wraparound check adds ec9f02384f60 mm: workingset: fix vmstat counters for shadow nodes adds 6a2aeab59e97 seq_file: fix problem when seeking mid-record adds 0cfaee2af3a0 include/asm-generic/5level-fixup.h: fix variable 'p4d' set [...] adds 92717d429b38 Revert "Revert "mm, thp: consolidate THP gfp handling into [...] adds a8282608c88e Revert "mm, thp: restore node-local hugepage allocations" adds 28360f398778 mm, vmscan: do not special-case slab reclaim when watermar [...] adds 4643d67e8cb0 hugetlbfs: fix hugetlb page migration/fault race causing SIGBUS adds cab6d5b66b98 Merge branch 'akpm' (patches from Andrew) adds 8af23fad6261 iommu/dma: Handle MSI mappings separately adds 11f4fe9ba3c8 iommu/arm-smmu: Mark expected switch fall-through adds 458b7c8e0dde iommu/vt-d: Detach domain when move device out of group adds bfeaec7f7d2f iommu/vt-d: Correctly check format of page table in debugfs adds ab2cbeb0ed30 iommu/dma: Handle SG length overflow better adds ae23bfb68f28 iommu/vt-d: Detach domain before using a private one adds 3a18844dcf89 iommu/vt-d: Fix possible use-after-free of private domain adds b5e33e44d994 Merge tag 'iommu-fixes-v5.3-rc4' of git://git.kernel.org/p [...] adds cf14be0b41c6 dma-direct: fix DMA_ATTR_NO_KERNEL_MAPPING adds d8ad55538abe dma-direct: don't truncate dma_required_mask to bus addres [...] adds 33dcb37cef74 dma-mapping: fix page attributes for dma_mmap_* adds e83b009c5c36 Merge tag 'dma-mapping-5.3-4' of git://git.infradead.org/u [...] adds f591822c3cf3 IB/mlx5: Fix implicit MR release flow adds d97de8887a12 RDMA/counter: Prevent QP counter binding if counters unsupported adds e7e6c6320c8c IB/mlx5: Check the correct variable in error handling code adds e9eec6a55c95 IB/mlx5: Fix use-after-free error while accessing ev_file pointer adds 17c19287ecf5 RDMA/siw: Fix a memory leak in siw_init_cpulist() adds 932727c55653 RDMA/core: Fix error code in stat_get_doit_qp() adds 2c8ccb37b08f RDMA/siw: Change CQ flags from 64->32 bits adds a8dba0531bc0 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 2067b2b3f484 afs: Fix the CB.ProbeUuid service handler to reply correctly adds 4a46fdba449a afs: Fix loop index mixup in afs_deliver_vl_get_entry_by_name_u() adds a6eed4ab5dd4 fs: afs: Fix a possible null-pointer dereference in afs_pu [...] adds 37c0bbb33266 afs: Fix off-by-one in afs_rename() expected data version [...] adds 5dc84855b0fc afs: Only update d_fsdata if different in afs_d_revalidate() adds 9dd0b82ef530 afs: Fix missing dentry data version updating adds e22a97a2a85d Merge tag 'afs-fixes-20190814' of git://git.kernel.org/pub [...] adds 54b13723f765 sh: kernel: disassemble: Mark expected switch fall-throughs adds 1ee1119d184b sh: kernel: hw_breakpoint: Fix missing break in switch statement adds 41de59634046 Merge tag 'Wimplicit-fallthrough-5.3-rc5' of git://git.ker [...] No new revisions were added by this update. Summary of changes: arch/arm/mm/dma-mapping.c | 4 +- arch/arm64/mm/dma-mapping.c | 4 +- arch/powerpc/Kconfig | 1 - arch/powerpc/kernel/Makefile | 3 +- arch/powerpc/kernel/dma-common.c | 17 ----- arch/sh/kernel/disassemble.c | 5 +- arch/sh/kernel/hw_breakpoint.c | 1 + drivers/infiniband/core/counters.c | 6 ++ drivers/infiniband/core/nldev.c | 8 +- drivers/infiniband/core/umem_odp.c | 4 - drivers/infiniband/hw/mlx5/devx.c | 11 +-- drivers/infiniband/hw/mlx5/odp.c | 24 +++--- drivers/infiniband/sw/siw/Kconfig | 2 +- drivers/infiniband/sw/siw/siw.h | 2 +- drivers/infiniband/sw/siw/siw_main.c | 4 +- drivers/infiniband/sw/siw/siw_qp.c | 14 +++- drivers/infiniband/sw/siw/siw_verbs.c | 16 ++-- drivers/iommu/arm-smmu-v3.c | 4 +- drivers/iommu/dma-iommu.c | 25 ++++--- drivers/iommu/intel-iommu-debugfs.c | 2 +- drivers/iommu/intel-iommu.c | 11 ++- fs/afs/cmservice.c | 10 +-- fs/afs/dir.c | 89 ++++++++++++++++++---- fs/afs/file.c | 12 +-- fs/afs/vlclient.c | 11 +-- fs/seq_file.c | 2 +- include/asm-generic/5level-fixup.h | 21 +++++- include/linux/dma-noncoherent.h | 13 +++- include/linux/gfp.h | 12 +-- include/linux/memcontrol.h | 19 +++++ include/linux/mempolicy.h | 2 + include/linux/mm_types.h | 11 ++- include/uapi/rdma/siw-abi.h | 3 +- kernel/dma/direct.c | 10 +-- kernel/dma/mapping.c | 19 ++++- kernel/dma/remap.c | 2 +- mm/huge_memory.c | 51 ++++++++----- mm/hugetlb.c | 19 +++++ mm/kmemleak.c | 2 +- mm/memcontrol.c | 59 ++++++++++++--- mm/mempolicy.c | 134 +++++++++++++++++++--------------- mm/memremap.c | 24 ++++++ mm/rmap.c | 8 ++ mm/shmem.c | 2 +- mm/usercopy.c | 2 +- mm/vmalloc.c | 12 ++- mm/vmscan.c | 13 +--- mm/workingset.c | 10 +-- mm/z3fold.c | 14 +++- 49 files changed, 501 insertions(+), 253 deletions(-) delete mode 100644 arch/powerpc/kernel/dma-common.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig updated (2e3534be44d -> cc2c40c74c9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig in repository toolchain/ci/gcc. from 2e3534be44d 2019-08-14 Richard Biener <rguenther(a)suse.de> Uro [...] adds d6491b527c7 Add generic support for noinit attribute. adds ac18cc031cd PR c++/91391 - bogus -Wcomma-subscript warning. * parser. [...] adds 50c8530d283 PR tree-optimization/91294 - [10 Regression] wrong strlen r [...] adds 5a8d62078a5 2019-08-14 Bernd Edlinger <bernd.edlinger(a)hotmail.de> adds b8f684bc811 2019-08-14 Edward Smith-Rowland <3dw4rd(a)verizon.net> adds 6f49a5abb50 2019-08-14 Christophe Lyon <christophe.lyon(a)linaro.org> adds c5f38c24d3c * config/i386/i386-expand.c (ix86_expand_vector_init_one_n [...] adds fc9cdeb52ab Deprecate std::__is_nullptr_t type trait adds da69edd612a PR c++/91436 fix C++ dialect for std::make_unique fix-it hint adds 85f0c58dd28 PR testsuite/91449 - new test case gcc.dg/strlenopt-73.c fa [...] adds b54fc24b0ec Daily bump. adds a4bf6765694 Properly register dead cgraph_nodes in passes.c. adds 71847308d60 Add ::verify for cgraph_node::origin/nested/next_nested. adds de5f7a76bc4 Clean next_nested properly. adds 8d60bb3e3b8 Add support for conditional shifts adds 17d39e77bda [AArch64] Use SVE [SU]ABD in conditional arithmetic adds 342216cb41a [AArch64] Use SVE FABD in conditional arithmetic adds 6753eb23efb [AArch64] Use SVE binary immediate instructions for conditi [...] adds 0b718c652de [AArch64] Use SVE MLA, MLS, MAD and MSB for conditional arithmetic adds fa858b1d414 [AArch64] Add a commutativity marker to the SVE [SU]ABD patterns adds b147c573648 [aarch64] Use neoversen1 tuning struct for -mcpu=cortex-a76 adds ab8fa52665c [AArch64] Use SVE reversed shifts in preference to MOVPRFX adds d8ca7a3ef81 [AArch64] Add more unpredicated MOVPRFX alternatives adds f6c479ee0e1 [AArch64] Remove unneeded FSUB alternatives and add a new one adds 38f81fb482a [AArch64] Add MOVPRFX alternatives for SVE EXT patterns adds 752970c5ec5 [AArch64] Add more SVE FMLA and FMAD /z alternatives adds f478677d5bb [AArch64] Rework SVE REV[BHW] patterns adds eddff3a230b [AArch64] Rework SVE INC/DEC handling adds 4ac692802f4 [AArch64] Optimise aarch64_add_offset for SVE VL constants adds 9563112ca6c [AArch64] Pass a pattern to aarch64_output_sve_cnt_immediate adds c418da9280a [AArch64] Tweak operand choice for SVE predicate AND adds 81e278dfdc1 [AArch64] Fix predicate alignment for fixed-length SVE adds 158edecbdb6 [AArch64] Add a aarch64_sve_mode_p query adds b5dab5459a4 Add missing check for BUILT_IN_MD (PR 91444) adds e85c005f80b Enforce canonicalization in value_range. new 3fc2f3d25b0 * config/i386/i386-features.c (general_scalar_chain::conve [...] new e012c71cb77 * config/i386/i386.c (convertible_comparison_p): Fix argum [...] new d88304d7a5d 2019-08-15 Richard Biener <rguenther(a)suse.de> new 141f7e3c4a2 Clean up dead condition for operators in DCE. new cc2c40c74c9 2019-08-15 Bernd Edlinger <bernd.edlinger(a)hotmail.de> The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 326 +++++++- gcc/DATESTAMP | 2 +- gcc/builtins.c | 1 + gcc/c-family/ChangeLog | 12 + gcc/c-family/c-attribs.c | 60 +- gcc/c-family/c-common.c | 4 + gcc/cgraph.c | 35 +- gcc/config/aarch64/aarch64-cores.def | 2 +- gcc/config/aarch64/aarch64-protos.h | 12 +- gcc/config/aarch64/aarch64-sve.md | 899 ++++++++++++++++++--- gcc/config/aarch64/aarch64.c | 348 ++++++-- gcc/config/aarch64/aarch64.md | 29 +- gcc/config/aarch64/constraints.md | 10 +- gcc/config/aarch64/iterators.md | 65 +- gcc/config/aarch64/predicates.md | 25 +- gcc/config/i386/i386-expand.c | 5 + gcc/config/i386/i386-features.c | 24 +- gcc/config/msp430/msp430.c | 4 +- gcc/cp/ChangeLog | 18 + gcc/cp/name-lookup.c | 4 +- gcc/cp/parser.c | 98 +-- gcc/doc/extend.texi | 8 + gcc/doc/sourcebuild.texi | 3 + gcc/function.c | 19 +- gcc/gimple-fold.c | 2 +- gcc/internal-fn.c | 4 +- gcc/internal-fn.def | 4 + gcc/match.pd | 6 +- gcc/optabs.c | 12 +- gcc/optabs.def | 3 + gcc/optabs.h | 6 +- gcc/passes.c | 68 +- gcc/testsuite/ChangeLog | 189 +++++ gcc/testsuite/g++.dg/cpp2a/comma5.C | 21 + .../g++.dg/lookup/missing-std-include-5.C | 1 + .../g++.dg/lookup/missing-std-include-6.C | 9 - .../g++.dg/lookup/missing-std-include-8.C | 9 + .../gcc.c-torture/execute/noinit-attribute.c | 59 ++ gcc/testsuite/gcc.dg/pr80170.c | 6 +- gcc/testsuite/gcc.dg/strlenopt-44.c | 2 +- gcc/testsuite/gcc.dg/strlenopt-70.c | 46 +- gcc/testsuite/gcc.dg/strlenopt-73.c | 135 ++++ gcc/testsuite/gcc.dg/strlenopt-74.c | 175 ++++ gcc/testsuite/gcc.dg/strlenopt-75.c | 118 +++ gcc/testsuite/gcc.dg/strlenopt-76.c | 174 ++++ gcc/testsuite/gcc.dg/strlenopt-77.c | 84 ++ gcc/testsuite/gcc.target/aarch64/sve/cond_abd_1.c | 42 + .../gcc.target/aarch64/sve/cond_abd_1_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_abd_2.c | 42 + .../gcc.target/aarch64/sve/cond_abd_2_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_abd_3.c | 46 ++ .../gcc.target/aarch64/sve/cond_abd_3_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_abd_4.c | 42 + .../gcc.target/aarch64/sve/cond_abd_4_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_abd_5.c | 46 ++ .../gcc.target/aarch64/sve/cond_abd_5_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_1.c | 29 + .../gcc.target/aarch64/sve/cond_fabd_1_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_2.c | 29 + .../gcc.target/aarch64/sve/cond_fabd_2_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_3.c | 32 + .../gcc.target/aarch64/sve/cond_fabd_3_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_4.c | 29 + .../gcc.target/aarch64/sve/cond_fabd_4_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_5.c | 35 + .../gcc.target/aarch64/sve/cond_fabd_5_run.c | 33 + gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_1.c | 62 ++ .../gcc.target/aarch64/sve/cond_fadd_1_run.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_2.c | 56 ++ .../gcc.target/aarch64/sve/cond_fadd_2_run.c | 31 + gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_3.c | 65 ++ .../gcc.target/aarch64/sve/cond_fadd_3_run.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_4.c | 64 ++ .../gcc.target/aarch64/sve/cond_fadd_4_run.c | 32 + .../gcc.target/aarch64/sve/cond_fmaxnm_1.c | 55 ++ .../gcc.target/aarch64/sve/cond_fmaxnm_1_run.c | 32 + .../gcc.target/aarch64/sve/cond_fmaxnm_2.c | 48 ++ .../gcc.target/aarch64/sve/cond_fmaxnm_2_run.c | 31 + .../gcc.target/aarch64/sve/cond_fmaxnm_3.c | 54 ++ .../gcc.target/aarch64/sve/cond_fmaxnm_3_run.c | 32 + .../gcc.target/aarch64/sve/cond_fmaxnm_4.c | 53 ++ .../gcc.target/aarch64/sve/cond_fmaxnm_4_run.c | 32 + .../gcc.target/aarch64/sve/cond_fminnm_1.c | 29 + .../gcc.target/aarch64/sve/cond_fminnm_1_run.c | 5 + .../gcc.target/aarch64/sve/cond_fminnm_2.c | 23 + .../gcc.target/aarch64/sve/cond_fminnm_2_run.c | 5 + .../gcc.target/aarch64/sve/cond_fminnm_3.c | 28 + .../gcc.target/aarch64/sve/cond_fminnm_3_run.c | 5 + .../gcc.target/aarch64/sve/cond_fminnm_4.c | 27 + .../gcc.target/aarch64/sve/cond_fminnm_4_run.c | 5 + gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_1.c | 47 ++ .../gcc.target/aarch64/sve/cond_fmul_1_run.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_2.c | 44 + .../gcc.target/aarch64/sve/cond_fmul_2_run.c | 31 + gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_3.c | 50 ++ .../gcc.target/aarch64/sve/cond_fmul_3_run.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_4.c | 49 ++ .../gcc.target/aarch64/sve/cond_fmul_4_run.c | 32 + .../gcc.target/aarch64/sve/cond_fsubr_1.c | 47 ++ .../gcc.target/aarch64/sve/cond_fsubr_1_run.c | 32 + .../gcc.target/aarch64/sve/cond_fsubr_2.c | 44 + .../gcc.target/aarch64/sve/cond_fsubr_2_run.c | 31 + .../gcc.target/aarch64/sve/cond_fsubr_3.c | 50 ++ .../gcc.target/aarch64/sve/cond_fsubr_3_run.c | 32 + .../gcc.target/aarch64/sve/cond_fsubr_4.c | 49 ++ .../gcc.target/aarch64/sve/cond_fsubr_4_run.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_1.c | 52 ++ .../gcc.target/aarch64/sve/cond_mla_1_run.c | 35 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_2.c | 53 ++ .../gcc.target/aarch64/sve/cond_mla_2_run.c | 36 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_3.c | 52 ++ .../gcc.target/aarch64/sve/cond_mla_3_run.c | 35 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_4.c | 56 ++ .../gcc.target/aarch64/sve/cond_mla_4_run.c | 36 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_5.c | 56 ++ .../gcc.target/aarch64/sve/cond_mla_5_run.c | 35 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_6.c | 53 ++ .../gcc.target/aarch64/sve/cond_mla_6_run.c | 35 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_7.c | 62 ++ .../gcc.target/aarch64/sve/cond_mla_7_run.c | 34 + gcc/testsuite/gcc.target/aarch64/sve/cond_mla_8.c | 62 ++ .../gcc.target/aarch64/sve/cond_mla_8_run.c | 34 + .../gcc.target/aarch64/sve/cond_shift_1.c | 48 ++ .../gcc.target/aarch64/sve/cond_shift_1_run.c | 27 + .../gcc.target/aarch64/sve/cond_shift_2.c | 52 ++ .../gcc.target/aarch64/sve/cond_shift_2_run.c | 27 + .../gcc.target/aarch64/sve/cond_shift_3.c | 48 ++ .../gcc.target/aarch64/sve/cond_shift_3_run.c | 27 + .../gcc.target/aarch64/sve/cond_shift_4.c | 52 ++ .../gcc.target/aarch64/sve/cond_shift_4_run.c | 27 + .../gcc.target/aarch64/sve/cond_shift_5.c | 38 + .../gcc.target/aarch64/sve/cond_shift_5_run.c | 28 + .../gcc.target/aarch64/sve/cond_shift_6.c | 33 + .../gcc.target/aarch64/sve/cond_shift_6_run.c | 28 + .../gcc.target/aarch64/sve/cond_shift_7.c | 40 + .../gcc.target/aarch64/sve/cond_shift_7_run.c | 28 + .../gcc.target/aarch64/sve/cond_shift_8.c | 38 + .../gcc.target/aarch64/sve/cond_shift_8_run.c | 28 + .../gcc.target/aarch64/sve/cond_shift_9.c | 40 + .../gcc.target/aarch64/sve/cond_shift_9_run.c | 28 + gcc/testsuite/gcc.target/aarch64/sve/ext_2.c | 3 +- gcc/testsuite/gcc.target/aarch64/sve/ext_3.c | 17 + gcc/testsuite/gcc.target/aarch64/sve/loop_add_4.c | 6 +- gcc/testsuite/gcc.target/aarch64/sve/revb_1.c | 6 +- gcc/testsuite/gcc.target/aarch64/sve/revb_2.c | 10 + gcc/testsuite/gcc.target/aarch64/sve/revh_1.c | 6 +- gcc/testsuite/gcc.target/aarch64/sve/revh_2.c | 9 + gcc/testsuite/gcc.target/aarch64/sve/revw_1.c | 6 +- gcc/testsuite/gcc.target/aarch64/sve/revw_2.c | 8 + gcc/testsuite/gcc.target/aarch64/sve/shift_1.c | 6 +- gcc/testsuite/lib/target-supports.exp | 12 + gcc/tree-ssa-dce.c | 22 +- gcc/tree-ssa-strlen.c | 194 +++-- gcc/tree-ssa-strlen.h | 2 +- gcc/tree-vect-stmts.c | 2 +- gcc/tree-vrp.c | 298 ++++--- gcc/tree-vrp.h | 8 +- gcc/varasm.c | 11 + gcc/vr-values.c | 6 +- libstdc++-v3/ChangeLog | 45 ++ libstdc++-v3/include/bits/algorithmfwd.h | 28 + libstdc++-v3/include/bits/move.h | 2 + libstdc++-v3/include/bits/stl_algo.h | 33 + libstdc++-v3/include/bits/stl_algobase.h | 4 + libstdc++-v3/include/bits/stl_heap.h | 13 + libstdc++-v3/include/std/type_traits | 6 +- libstdc++-v3/include/std/version | 1 + .../25_algorithms/headers/algorithm/synopsis.cc | 27 + .../testsuite/25_algorithms/iter_swap/constexpr.cc | 42 + .../testsuite/25_algorithms/make_heap/constexpr.cc | 47 ++ .../25_algorithms/next_permutation/constexpr.cc | 42 + .../25_algorithms/nth_element/constexpr.cc | 47 ++ .../25_algorithms/partial_sort/constexpr.cc | 46 ++ .../25_algorithms/partial_sort_copy/constexpr.cc | 47 ++ .../testsuite/25_algorithms/partition/constexpr.cc | 44 + .../testsuite/25_algorithms/pop_heap/constexpr.cc | 53 ++ .../25_algorithms/prev_permutation/constexpr.cc | 42 + .../testsuite/25_algorithms/push_heap/constexpr.cc | 52 ++ .../testsuite/25_algorithms/reverse/constexpr.cc | 41 + .../testsuite/25_algorithms/rotate/constexpr.cc | 41 + .../testsuite/25_algorithms/sort/constexpr.cc | 46 ++ .../testsuite/25_algorithms/sort_heap/constexpr.cc | 56 ++ .../testsuite/25_algorithms/swap/constexpr.cc | 47 ++ .../25_algorithms/swap_ranges/constexpr.cc | 44 + 184 files changed, 7593 insertions(+), 618 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp2a/comma5.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/noinit-attribute.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-73.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-74.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-75.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-76.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-77.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_abd_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fabd_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fadd_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmaxnm_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fminnm_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fmul_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_fsubr_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_6_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_7_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_mla_8_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_6_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_7_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_8_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_9.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_shift_9_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/ext_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/revb_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/revh_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/revw_2.c create mode 100644 libstdc++-v3/testsuite/25_algorithms/iter_swap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/make_heap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/next_permutation/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/nth_element/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/partial_sort/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/partial_sort_copy/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/partition/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/pop_heap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/prev_permutation/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/push_heap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/reverse/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/rotate/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/sort/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/sort_heap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/swap/constexpr.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/swap_ranges/constexpr.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig updated (dfc19da6a6 -> 6485977b89)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from dfc19da6a6 PR24623, DWARF errors adds b1c896b365 Fix gdb build on macOS adds 75faf5c41d AArch64: Allow additional sizes in prologue adds fc9e754460 Automatic date update in version.in adds 2208ee9170 [gdb] Fix gdb build on mips64-linux new 6485977b89 Updatesd Swdish translation for the gas sub-directory. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- gas/ChangeLog | 4 + gas/po/sv.po | 1334 +++++++------------- gdb/ChangeLog | 14 + gdb/aarch64-tdep.c | 32 +- gdb/darwin-nat-info.c | 1 + gdb/darwin-nat.c | 1 + gdb/linux-nat-trad.c | 1 + gdb/testsuite/ChangeLog | 5 + gdb/testsuite/gdb.arch/aarch64-prologue.c | 83 ++ .../aarch64-prologue.exp} | 29 +- 11 files changed, 596 insertions(+), 910 deletions(-) create mode 100644 gdb/testsuite/gdb.arch/aarch64-prologue.c copy gdb/testsuite/{gdb.cp/constexpr-field.exp => gdb.arch/aarch64-prologue.exp} (62%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig updated (2e58d78 -> 0383a19)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 2e58d78 0: update: binutils-gcc-linux: all new 0383a19 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (2e58d78) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11393 +++++++------- 04-build_abe-stage1/console.log | 15712 ++++++++++---------- 05-build_linux/console.log | 731 +- 06-boot_linux/console.log | 2 +- console.log | 28785 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 8 files changed, 28553 insertions(+), 28690 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[llvm] branch master updated (b189616165c -> 43112b116c0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from b189616165c [ADT] PointerUnion: Use C++14 constexpr std::min new 43112b116c0 [ValueTracking] Add MustPreserveNullness arg to functions a [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: include/llvm/Analysis/ValueTracking.h | 26 ++++++++++++++++---------- lib/Analysis/BasicAliasAnalysis.cpp | 2 +- lib/Analysis/CaptureTracking.cpp | 3 ++- lib/Analysis/Loads.cpp | 2 +- lib/Analysis/ValueTracking.cpp | 13 ++++++++----- 5 files changed, 28 insertions(+), 18 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[gcc] branch master updated (cc2c40c74c9 -> 53c84344969)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from cc2c40c74c9 2019-08-15 Bernd Edlinger <bernd.edlinger(a)hotmail.de> new 53c84344969 2019-08-15 Richard Biener <rguenther(a)suse.de> The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/gcc.dg/torture/pr91445.c | 22 ++++++++++++++++++++++ 2 files changed, 27 insertions(+) create mode 100644 gcc/testsuite/gcc.dg/torture/pr91445.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[gcc] branch gcc-9-branch updated (5953fd80ef8 -> 42f118cd16d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch gcc-9-branch in repository gcc. from 5953fd80ef8 Daily bump. new 42f118cd16d 2019-08-15 Richard Biener <rguenther(a)suse.de> The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 35 ++++++++++++++ gcc/testsuite/ChangeLog | 11 +++++ gcc/testsuite/gcc.dg/torture/pr91445.c | 22 +++++++++ gcc/testsuite/gcc.dg/tree-ssa/pr91091-2.c | 15 ++++++ gcc/tree-ssa-alias.c | 19 ++++---- gcc/tree-ssa-alias.h | 4 +- gcc/tree-ssa-pre.c | 4 +- gcc/tree-ssa-sccvn.c | 79 ++++++++++++++++++------------- gcc/tree-ssa-sccvn.h | 3 +- gcc/tree-ssa-scopedtables.c | 2 +- 10 files changed, 146 insertions(+), 48 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/torture/pr91445.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr91091-2.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[llvm] branch master updated (6f594754b1b -> b189616165c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 6f594754b1b Replace llvm::integer_sequence and friends with the C++14 s [...] new b189616165c [ADT] PointerUnion: Use C++14 constexpr std::min The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: include/llvm/ADT/PointerUnion.h | 11 ++--------- 1 file changed, 2 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits August 2019