Tcwg-commits January 2020

tcwg-commits@lists.linaro.org

5 participants
12654 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (92bea423c29 -> 9adea9392bd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/gcc. from 92bea423c29 gotest: explicitly skip type descriptors adds ccb68179642 auto-inc-dec: Don't add incs/decs to bare CLOBBERs [PR93124] adds 4c33b2daeb5 testsuite: Add target/xfail argument to check-function-bodies adds b02fbed15a3 aarch64: Skip some SVE ACLE function-body tests for ILP32 adds 0ed442a40f9 aarch64: Skip whilele_1.C test for ILP32 adds 8a990ffafaa PR c/84919 - bogus -Wrestrict on sprintf %p with destinatio [...] adds 9592f639ff4 i386: Use bzhi for x & ((1 << y) - 1) or x & ((1U << y) - 1 [...] adds f5ee5d05f36 tree-optimization/93354 FRE redundant store removal validity fix adds 14e5e74698b Fix libgomp plugin-gcn bug adds e9ee848dcdc Remove wrong bail out in prune_topn_counter. adds d16db16edd3 analyzer: introduce analyzer-torture.exp adds 2214053f9d9 aarch64: Fix -mtrack-speculation for irreversible condition [...] adds 04681fca936 libstdc++: Simplify makefile rule for largefile-config.h (PR91947) adds c124b345e46 i386: Fix ICEs on TImode signed overflow add/sub patterns [ [...] adds a3c1e1f2ff8 Emit .note.GNU-stack for soft-float linux targets. adds 54b3d52c3cc Emit .note.GNU-stack for hard-float linux targets. adds 6d00f052ef2 c-family: One more 40752 tweak for unsigned char. adds 648796dab42 analyzer: avoid ICE with missing arguments (PR 93375) adds 20afdcd3698 c++: Fix ICE with defaulted destructor and template. adds 6f346913f2a c++: Avoid ICE when constant evaluation of __builtin_strchr fails. adds c91072247eb Fix "PR c++/92804 ICE trying to use concept as a nested-nam [...] adds 32667e04c71 postreload: Fix up postreload combine [PR93402] adds 7a900bcecab tolerate padding in mbstate_t adds f9e84b31df2 reject macros in math decl check adds 18193e8f005 [libiberty] output empty args as a pair of quotes adds 3a26c7b3a35 testsuite: Require lp64 target rather x86_64-*-* in pr93027 [...] adds efe0fd930e4 Fix profiling issue on H8 port adds dfa075d00d3 Fix diagnostic text on H8. adds 1e156d9b214 internal/cpu: don't define CacheLinePadSize for riscv64 adds 472dc648ce3 Daily bump. adds a0b935ac66b analyzer: avoid relying on system <assert.h> in testsuite ( [...] new 9adea9392bd doc: target.def (flags_regnum): Also mention effect on dela [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 89 ++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 8 + gcc/analyzer/supergraph.cc | 14 +- gcc/auto-inc-dec.c | 12 +- gcc/c-family/ChangeLog | 10 + gcc/c-family/c-common.c | 22 +- gcc/c-family/c-warn.c | 10 +- gcc/config/aarch64/aarch64-speculation.cc | 17 +- gcc/config/aarch64/aarch64.md | 15 + gcc/config/h8300/h8300.c | 4 +- gcc/config/h8300/h8300.h | 2 +- gcc/config/i386/i386-modes.def | 13 +- gcc/config/i386/i386.md | 82 ++-- gcc/config/mips/linux.h | 8 + gcc/config/mips/mips.c | 11 + gcc/config/mips/mips.h | 2 + gcc/configure.ac | 12 + gcc/cp/ChangeLog | 17 + gcc/cp/constexpr.c | 3 + gcc/cp/decl.c | 3 +- gcc/cp/parser.c | 23 +- gcc/doc/sourcebuild.texi | 2 +- gcc/doc/tm.texi | 4 +- gcc/go/gofrontend/MERGE | 2 +- gcc/postreload.c | 4 + gcc/real.c | 5 +- gcc/target.def | 8 +- gcc/testsuite/ChangeLog | 460 +++++++++++++++++++++ gcc/testsuite/c-c++-common/Wconversion-pr40752a.c | 5 +- .../compile => c-c++-common}/pr34029-1.c | 0 gcc/testsuite/g++.dg/concepts/pr92804-1.C | 19 + gcc/testsuite/g++.dg/concepts/pr92804-2.C | 19 + gcc/testsuite/g++.dg/cpp0x/initlist-cleanup1.C | 17 + .../aarch64/sve/acle/general-c++/whilele_1.C | 2 +- gcc/testsuite/gcc.c-torture/execute/pr93402.c | 21 + gcc/testsuite/gcc.dg/Wrestrict-20.c | 41 ++ gcc/testsuite/gcc.dg/analyzer/abort.c | 18 +- gcc/testsuite/gcc.dg/analyzer/data-model-3.c | 15 - gcc/testsuite/gcc.dg/analyzer/pr93375.c | 15 + .../gcc.dg/analyzer/torture/analyzer-torture.exp | 44 ++ gcc/testsuite/gcc.dg/analyzer/torture/conftest-1.c | 10 + gcc/testsuite/gcc.dg/analyzer/torture/poc.c | 24 ++ gcc/testsuite/gcc.dg/pr93376.c | 20 + gcc/testsuite/gcc.dg/torture/pr93124.c | 44 ++ gcc/testsuite/gcc.dg/torture/pr93354.c | 22 + gcc/testsuite/gcc.target/aarch64/pr93341.c | 14 + .../gcc.target/aarch64/sve/acle/asm/ld1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u8.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u8.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s8.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u8.c | 2 +- .../aarch64/sve/acle/general/temporaries_1.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u8.c | 2 +- gcc/testsuite/gcc.target/i386/pr93027.c | 2 +- gcc/testsuite/gcc.target/i386/pr93346.c | 76 ++++ gcc/testsuite/lib/scanasm.exp | 18 +- gcc/testsuite/lib/target-supports.exp | 8 + gcc/tree-ssa-sccvn.c | 34 +- libgcc/ChangeLog | 18 + libgcc/config/mips/crti.S | 3 + libgcc/config/mips/crtn.S | 3 + libgcc/config/mips/gnustack.h | 7 + libgcc/config/mips/mips16.S | 3 + libgcc/config/mips/vr4120-div.S | 3 + libgcc/libgcov-driver.c | 15 +- libgo/go/internal/cpu/cpu_riscv64.go | 2 - libgomp/ChangeLog | 5 + libgomp/plugin/plugin-gcn.c | 3 +- libiberty/ChangeLog | 4 + libiberty/argv.c | 8 + libstdc++-v3/ChangeLog | 14 + libstdc++-v3/configure | 22 + libstdc++-v3/crossconfig.m4 | 1 + libstdc++-v3/include/Makefile.am | 22 +- libstdc++-v3/include/Makefile.in | 22 +- libstdc++-v3/testsuite/27_io/fpos/mbstate_t/1.cc | 28 +- 449 files changed, 1752 insertions(+), 541 deletions(-) rename gcc/testsuite/{gcc.c-torture/compile => c-c++-common}/pr34029-1.c (100%) create mode 100644 gcc/testsuite/g++.dg/concepts/pr92804-1.C create mode 100644 gcc/testsuite/g++.dg/concepts/pr92804-2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-cleanup1.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93402.c create mode 100644 gcc/testsuite/gcc.dg/Wrestrict-20.c delete mode 100644 gcc/testsuite/gcc.dg/analyzer/data-model-3.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93375.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/analyzer-torture.exp create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/conftest-1.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/poc.c create mode 100644 gcc/testsuite/gcc.dg/pr93376.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93124.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93354.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr93341.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93346.c create mode 100644 libgcc/config/mips/gnustack.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (403d1bd91d -> 1ba1ac8801)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/binutils-gdb. from 403d1bd91d RISC-V: Change -march parsing. adds 67641dd326 PR25444, Floating point exception in _bfd_elf_compute_sectio [...] adds 24e648d4b8 Updated translations for various binutils sub-directories. adds c162ed3e66 Cache the text section offset of shared libraries adds e7eee665a1 gdb: fix darwin-nat.c build / adapt to multi-target adds ab53f38262 gdb: fix variable shadowing error in darwin-nat.c adds b3b3bada0d gdb: introduce objfile text_section_offset and data_section_ [...] adds a05d007dfe Automatic date update in version.in adds 2f267673f0 gdb/tui: Prevent exceptions from trying to cross readline adds 733d0a6795 gdb/tui: asm window handles invalid memory and scrolls better adds f3364a6d0f gdb: Re-enable stdin for all UIs from start_event_loop adds 1ba1ac8801 gdb: Enable stdin on exception in execute_gdb_command No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 10 + bfd/elf.c | 16 +- bfd/po/fr.po | 3366 ++++++++-------- bfd/version.h | 2 +- binutils/ChangeLog | 4 + binutils/po/fr.po | 4054 +++++++++++--------- gdb/ChangeLog | 131 + gdb/amd64-windows-tdep.c | 3 +- gdb/coff-pe-read.c | 2 +- gdb/coffread.c | 14 +- gdb/ctfread.c | 2 +- gdb/darwin-nat.c | 108 +- gdb/darwin-nat.h | 121 +- gdb/dtrace-probe.c | 3 +- gdb/dwarf2-frame.c | 4 +- gdb/dwarf2read.c | 38 +- gdb/event-loop.c | 5 +- gdb/hppa-bsd-tdep.c | 2 +- gdb/hppa-tdep.c | 2 +- gdb/i386-cygwin-tdep.c | 2 +- gdb/ia64-tdep.c | 2 +- gdb/minsyms.c | 41 +- gdb/minsyms.h | 17 +- gdb/nat/fork-inferior.c | 5 +- gdb/nat/fork-inferior.h | 3 +- gdb/objfiles.h | 72 +- gdb/psympriv.h | 4 +- gdb/psymtab.c | 2 +- gdb/python/python.c | 6 + gdb/solib-svr4.c | 2 +- gdb/stap-probe.c | 2 +- gdb/testsuite/ChangeLog | 15 + .../gdb.server/{sysroot.c => multi-ui-errors.c} | 11 +- gdb/testsuite/gdb.server/multi-ui-errors.exp | 107 + gdb/testsuite/gdb.server/server-kill-python.exp | 88 + gdb/testsuite/gdb.tui/tui-layout-asm.exp | 42 + gdb/tui/tui-disasm.c | 243 +- gdb/tui/tui-io.c | 31 +- gdb/windows-nat.c | 2 + gdb/windows-tdep.c | 20 +- gdb/windows-tdep.h | 1 + gdb/xcoffread.c | 12 +- gprof/ChangeLog | 5 + gprof/po/es.po | 280 +- gprof/po/fi.po | 282 +- 45 files changed, 5192 insertions(+), 3992 deletions(-) copy gdb/testsuite/gdb.server/{sysroot.c => multi-ui-errors.c} (85%) create mode 100644 gdb/testsuite/gdb.server/multi-ui-errors.exp create mode 100644 gdb/testsuite/gdb.server/server-kill-python.exp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (8398af0b -> dcb57ec7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards 8398af0b 0: update: binutils-gcc-linux: boot new dcb57ec7 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (8398af0b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 115 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11712 ++++++------ 04-build_abe-stage1/console.log | 20131 ++++++++++---------- 05-build_linux/console.log | 3386 ++-- 06-boot_linux/console.log | 480 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 36335 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 10 files changed, 36292 insertions(+), 36341 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-allyesconfig updated (ba92233ce22 -> bfaba51f07d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-allyesconfig in repository toolchain/ci/llvm-project. from ba92233ce22 Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and C [...] adds 85ee70e8645 Clang] Fix expansion of response files in -Wp after integra [...] adds 5d37ce7e19c [LLD][COFF] Enable linking of __declspec(selectany) symbols [...] adds 8634a82910e [RISCV] Fix evaluating %pcrel_lo against global and weak symbols adds a3982a59ce3 [test] Fix lld/test/ELF/riscv-pcrel-hilo-error.s after D73211 adds 318677e78de [Sema] Avoid Wrange-loop-analysis false positives adds b079266dcb6 Revert "PR17164: Change clang's default behavior from -flax [...] adds ed63454d984 Update documentation and release notes to match the state o [...] adds 26fd69afd9f [ELF] --no-dynamic-linker: don't emit undefined weak symbol [...] adds 2dd6b91f35e [clang][IFS][test] Temporary work around for in-process cc1 [...] adds bfaba51f07d [Clang][IFS][Test] Work around in-process cc1 ASAN issues #2. No new revisions were added by this update. Summary of changes: clang/docs/ReleaseNotes.rst | 31 +++---- clang/include/clang/Basic/LangOptions.def | 2 +- clang/include/clang/Driver/Driver.h | 2 +- clang/lib/Sema/SemaStmt.cpp | 6 ++ clang/test/Driver/Wp-args.c | 10 +++ clang/test/Driver/cl-showfilenames.c | 16 +++- clang/test/Headers/altivec-header.c | 2 +- clang/test/Headers/arm-neon-header.c | 2 +- clang/test/Headers/x86-intrinsics-headers.c | 2 +- clang/test/Headers/x86intrin-2.c | 4 +- clang/test/Headers/x86intrin.c | 2 +- clang/test/InterfaceStubs/driver-test.c | 11 ++- clang/test/InterfaceStubs/driver-test2.c | 9 ++ clang/test/Sema/vector-assign.c | 12 +-- clang/test/Sema/vector-cast.c | 23 ++--- clang/test/Sema/vector-ops.c | 3 +- clang/test/SemaCXX/warn-range-loop-analysis.cpp | 72 ++++++++++++++++ clang/tools/driver/driver.cpp | 22 +++-- lld/COFF/InputFiles.cpp | 11 +++ lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 7 +- lld/ELF/Symbols.cpp | 6 +- lld/test/COFF/comdat-gcc-compatibility.s | 13 +++ lld/test/ELF/riscv-pcrel-hilo-error.s | 6 ++ lld/test/ELF/weak-undef-no-dynamic-linker.s | 15 ++++ llvm/include/llvm/MC/MCAsmBackend.h | 8 ++ llvm/include/llvm/MC/MCFixupKindInfo.h | 5 +- llvm/lib/MC/MCAssembler.cpp | 7 ++ .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp | 97 ++++++++++++++-------- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 14 +++- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp | 69 +-------------- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h | 7 +- llvm/test/MC/RISCV/pcrel-fixups.s | 74 +++++++++++++++-- llvm/test/MC/RISCV/pcrel-lo12-invalid.s | 2 + llvm/test/MC/RISCV/rv32i-aliases-valid.s | 7 +- llvm/test/MC/RISCV/rv32i-valid.s | 7 +- llvm/test/MC/RISCV/rv64i-aliases-valid.s | 8 +- 37 files changed, 407 insertions(+), 188 deletions(-) create mode 100644 lld/test/COFF/comdat-gcc-compatibility.s create mode 100644 lld/test/ELF/weak-undef-no-dynamic-linker.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-allyesconfig updated (8c3646b6 -> 20ee1142)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-next-allyesconfig in repository toolchain/ci/base-artifacts. discards 8c3646b6 2: update: llvm-linux: 18216 new 20ee1142 2: update: llvm-bfaba51f07d1b79ff6e71da106c2b7e153874b1d: 18216 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (8c3646b6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 175 +- 02-build_llvm/console.log | 12556 ++++++++++++++++---------------- 03-build_linux/console.log | 1714 +++-- 05-check_regression/console.log | 8 +- 06-update_baseline/console.log | 66 +- console.log | 14519 +++++++++++++++++++------------------- jenkins/manifest.sh | 11 +- 7 files changed, 14379 insertions(+), 14670 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (d96d875ef5dd -> 4703d9119972)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/linux. from d96d875ef5dd Merge tag 'fixes_for_v5.5-rc8' of git://git.kernel.org/pub [...] adds 1292e972fff2 io_uring: fix compat for IORING_REGISTER_FILES_UPDATE adds dbab40bdb42c Merge tag 'io_uring-5.5-2020-01-22' of git://git.kernel.dk [...] adds 7713e62c8623 hwmon: (nct7802) Fix voltage limits to wrong registers adds e51a7dda2998 hwmon: (nct7802) Fix non-working alarm on voltages adds cf3ca1877574 hwmon: (adt7475) Make volt2reg return same reg as reg2volt input adds 3bf8bdcf3bad hwmon: (core) Do not use device managed functions for memo [...] adds 1b4e677f86c7 Merge tag 'hwmon-for-v5.5-rc8' of git://git.kernel.org/pub [...] adds 90a8e82d3ca8 leds: gpio: Fix uninitialized gpio label for fwnode based probe adds 22cb0a76e005 leds-as3645a: Drop fwnode reference on ignored node adds 2424415d25a7 led: max77650: add of_match table adds 30d57d55abd7 ledtrig-pattern: fix email address quoting in MODULE_AUTHOR() adds 51eb5a24de91 leds: rb532: cleanup whitespace adds 43108c72cf1d leds: lm3532: add pointer to documentation and fix typo adds 131701c697e8 Merge tag 'leds-5.5-rc8' of git://git.kernel.org/pub/scm/l [...] adds 2c6b7bcd7472 readdir: be more conservative with directory entry names adds 3c2659bd1db8 readdir: make user_access_begin() use the real access range adds 5e89cd303e3a PCI: Mark AMD Navi14 GPU rev 0xc5 ATS as broken adds a572582b1a4d Merge tag 'pci-v5.5-fixes-2' of git://git.kernel.org/pub/s [...] adds 18451f9f9e58 PM: hibernate: fix crashes with init_on_free=1 adds 3a83c8c81c91 Merge tag 'pm-5.5-rc8' of git://git.kernel.org/pub/scm/lin [...] adds 9c1c2b35f1d9 ceph: hold extra reference to r_parent over life of request adds fa0a4e3b5412 Merge tag 'ceph-for-5.5-rc8' of https://github.com/ceph/ce [...] adds d0695e235110 tracing: xen: Ordered comparison of function pointers adds 99c9a923e97a tracing/uprobe: Fix double perf_event linking on multiprob [...] adds aeed8aa3874d tracing: trigger: Replace unneeded RCU-list traversals adds 8bcebc77e85f tracing: Fix histogram code when expression has same var as value adds bf24daac8f2b tracing: Do not set trace clock if tracefs lockdown is in effect adds b61387cb732c tracing/uprobe: Fix to make trace_uprobe_filter alignment safe adds 34597c85be98 Merge tag 'trace-v5.5-rc6-2' of git://git.kernel.org/pub/s [...] adds 82a22311b7a6 XArray: Fix xas_pause at ULONG_MAX adds 6b81141deb73 XArray: Improve documentation of search marks adds 82a958497dc9 XArray: Add wrappers for nested spinlocks adds 430f24f94c8a XArray: Fix infinite loop with entry at ULONG_MAX adds 19c30f4dd092 XArray: Fix xa_find_after with multi-index entries adds c44aa5e8ab58 XArray: Fix xas_find returning too many entries adds 00ed452c210a XArray: Add xa_for_each_range adds 4703d9119972 Merge tag 'xarray-5.5' of git://git.infradead.org/users/wi [...] No new revisions were added by this update. Summary of changes: Documentation/core-api/xarray.rst | 70 +++++++++++-------- drivers/hwmon/adt7475.c | 5 +- drivers/hwmon/hwmon.c | 68 ++++++++++-------- drivers/hwmon/nct7802.c | 75 ++++++++++++++++++-- drivers/leds/leds-as3645a.c | 3 +- drivers/leds/leds-gpio.c | 10 ++- drivers/leds/leds-lm3532.c | 3 +- drivers/leds/leds-max77650.c | 7 ++ drivers/leds/leds-rb532.c | 1 - drivers/leds/trigger/ledtrig-pattern.c | 4 +- drivers/pci/quirks.c | 19 ++++-- fs/ceph/mds_client.c | 8 ++- fs/io_uring.c | 4 +- fs/readdir.c | 79 ++++++++++----------- include/linux/xarray.h | 45 ++++++++++-- include/trace/events/xen.h | 6 +- include/uapi/linux/io_uring.h | 3 +- kernel/power/snapshot.c | 20 +++--- kernel/trace/trace.c | 5 ++ kernel/trace/trace_events_hist.c | 63 ++++++++++++++--- kernel/trace/trace_events_trigger.c | 20 ++++-- kernel/trace/trace_kprobe.c | 2 +- kernel/trace/trace_probe.c | 8 ++- kernel/trace/trace_probe.h | 9 ++- kernel/trace/trace_uprobe.c | 121 +++++++++++++++++++-------------- lib/test_xarray.c | 78 +++++++++++++++++---- lib/xarray.c | 41 +++++++---- 27 files changed, 547 insertions(+), 230 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (a90a6502ab3 -> d600ab3bb51)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/llvm-project. from a90a6502ab3 [DA][TTI][AMDGPU] Add option to select GPUDA with TTI adds b54aa053d3a Update clang-interpreter example to incorporate changes in [...] adds 7bdc83f3401 [LICM] Don't cache AliasSetTrackers when run under legacy PM adds 1d1ebb9e592 [lldb/Initializers] Move all ObjC initializers into AppleOb [...] adds 97d000da2e6 [ORC] Fix the LLJITWithObjectCache example to address chang [...] adds 2e25d75aaa2 [AArch64][GlobalISel] Fix llvm.returnaddress(0) selection w [...] adds c9a39a896c9 [lldb] Add a display name to ClangASTContext instances adds 3a906a9f4e6 [VE] i<N> and fp32/64 arguments, return values and constants adds de51559fa68 [Concepts] Fix incorrect recovery in TryAnnotateTypeConstraint adds a133cbaad5b [clang][index] Index the injected class name types. adds 3593b5b3e9c [llvm-as] Fix assembling of index with multiple summaries s [...] adds 5d4e8997571 [clangd] Handle the missing injectedClassNameType in targetDecl. adds 935729e4c63 Change the googlemock link adds 0157a74bec3 [lldb] Fix an asan error from 27df2d9f556c adds 7984b47401f [mlir][orc] unbreak MLIR ExecutionEngine after ORC changes adds 45538b5fb28 [Concepts] Fix bug when referencing function parameters in [...] adds c04b9ba5958 [ARM][MVE] Clear MaskedInsts vector adds eaa594f4ec5 [llvm-readobj] - Rewrite gnuhash.test test to stop using pr [...] adds 1d549e68d4a [Doc] Update requirements for masked load/store adds 5be8b2ec4a0 [llvm-exegesis] Serial snippet: Restrict the set of back-to [...] adds 889a4f55c91 [lldb] s/lldb/%lldb in two tests adds 0957233320e [Alignment][NFC] Use Align with CreateMaskedStore adds e57a9abc4b0 [Concepts] Placeholder constraints and abbreviated templates adds 67d4c9924c1 Add support for (expressing) vscale. adds 7b81c3f8793 Revert "[Concepts] Fix bug when referencing function parame [...] adds 9570f1e5a61 [clangd] Do not duplicate TemplatedDecls in findExplicitReferences adds e727f39ec0b [LLD][ELF][ARM] Don't apply --fix-cortex-a8 to relocatable links. adds cdcc4f2a44b [AArch64][SVE] Add intrinsic for non-faulting loads adds c42fe24754f [lld/ELF] PR44498: Support input filename in double quote adds 3d7177acd75 [lldb/DWARF] Remove one more auto-dwo method adds 201c646b2b9 Remove extra ';' to fix Wpedantic. NFCI. adds 963f2681869 [X86][SSE] combineExtractWithShuffle - pull out repeated ex [...] adds 178562fb352 [mlir] Enable specifying verify on OpInterface adds 4460cb5bcd7 [mlir][spirv] Add lowering for composite std.constant. adds ecc7dae50c4 Extend misc-misplaced-const to detect using declarations as [...] adds 2accdb6ae19 [llvm-mca][NFC] Regenerate tests @HEAD. adds c784e5451b2 Use SelectionDAG::getShiftAmountConstant(). NFCI. adds 80656fd7aef [SelectionDAG] getShiftAmountConstant - assert the type is [...] adds c0f53ed8066 [InstCombine] add tests for fneg+fadd; NFC adds 64e95282012 AMDGPU: Fix missing immarg on llvm.amdgcn.interp.mov adds b94d3b9b77a AMDGPU/GlobalISel: RegBankSelect interp intrinsics adds e3b15ed376f Revert "Extend misc-misplaced-const to detect using declara [...] adds 4481eefbe84 [ASTImporter] Properly delete decls from SavedImportPaths adds 9c928649a08 AMDGPU: Fix interaction of tfe and d16 adds a722cbf77cc AMDGPU/GlobalISel: Handle atomic_inc/atomic_dec adds 70096ca111e AMDGPU/GlobalISel: Fix RegbankSelect for llvm.amdgcn.fmul.legacy adds e0f0d0e55cc [MachineScheduler] Allow clustering mem ops with complex addresses adds 4cf16efe497 [AArch64][SVE] Add patterns for unpredicated load/store to [...] adds 0b83e14804c [ARM] MVE Gather Scatter cost model tests. NFC adds e9c198278e2 [ARM] Basic gather scatter cost model adds dc69265eea8 [VE] setcc isel patterns adds 0ade2abdb01 [InstCombine] fneg(X + C) --> -C - X adds 968561bcdc3 Unconditionally enable lvalue function designators; NFC adds a174f0da62f AMDGPU/GlobalISel: Add pre-legalize combiner pass adds bcd91778fe7 AMDGPU: Do binop of select of constant fold in AMDGPUCodeGe [...] adds 2fe500ab5bb AMDGPU: Look through casted selects to constant fold bin ops adds e93e1b621c4 AMDGPU: Fix typo adds 83b67526d5c [VE] select and selectcc patterns adds 9dc9f7ca145 [lldb/Target] Sort CMakeLists (NFC) adds e3d352c5411 AMDGPU/GlobalISel: Fold constant offset vector extract indexes adds 04a151710e8 [mlir] Swap use of to_vector() with lookupValues() in LLVMI [...] adds 3524d4412cf AMDGPU/GlobalISel: Fix RegBankSelect for G_INSERT_VECTOR_ELT adds d1dbb5e4718 AMDGPU/GlobalISel: Select G_INSERT_VECTOR_ELT adds 3215f7c7a81 [compiler-rt] [builtins] Fix clear_cache_test to work with [...] adds 349f6bb873d [gn build] (manually) port a174f0da62f adds 52ec7379adf AMDGPU/GlobalISel: Fold add of constant into G_INSERT_VECTOR_ELT adds a14aa7dabde [X86][SSE] combineExtractWithShuffle - extract(bictcast(sca [...] adds 0cb274de397 [RISCV] Support ABI checking with per function target-features adds bb562d1af0e AMDGPU/GlobalISel: Keep G_BITCAST out of waterfall loop adds 0bf434ccd56 AMDGPU: Fix element size assertion adds a8ff6c0b097 [AArch64] Add test for DWARF return address signing adds ddbc728828c [PGO][PGSO] Update BFI in CodeGenPrepare::optimizeSelectInst. adds dd09ec1208b AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp8 adds c05f23e409a AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp adds fb8a3d18340 Regenerate test/CodeGen/ARM/vext.ll. NFC. adds 2d0fcf786c5 Precommit NFC part of DAGCombiner change. NFC. adds 45a4aaea7fd [NFC][XCOFF] Refactor Csect creation into TargetLoweringObjectFile adds 1192d7b2547 AMDGPU/GlobalISel: Handle 16-bank LDS llvm.amdgcn.interp.p1.f16 adds 300997c41a0 [AArch64] Don't rename registers with pseudo defs in Ld/St opt. adds fd98eccf984 [gn build] [win] produce symbolized stack frames in release [...] adds dfe9f130e07 Revert "Unconditionally enable lvalue function designators; NFC" adds 990acd450cf [scudo][standalone] Reduce Android region sizes to 128MB adds 5114d55dde4 [Flang] add some cmake code to allow for out-of-tree buildi [...] adds bfcfa53c3df Revert "[gn build] [win] produce symbolized stack frames in [...] adds cd470717d15 Revert "[DA][TTI][AMDGPU] Add option to select GPUDA with TTI" adds 58991ba7737 [ARM] Mark MVE loads/store as not having side effects adds 5340434c94c [X86][SSE] combineExtractWithShuffle - extract(bitcast(broa [...] adds 635cbef5056 [CMake][Fuchsia] Disable in-process cc1 adds 1e4764e1032 Add a comment about when we can remove this construct; NFC. adds c2a250e1c43 [Concepts] Fix bug when referencing function parameters in [...] adds 8f21acbf52b [gn build] reformat all build files again adds 90cfbb81674 Add LLVM_VALUE_FUNCTION to Optional::map(); NFC adds 1b8eab179db AMDGPU/R600: Emit rodata in text segment adds eec36909c18 [mlir] Add baseAttr to TypedArrayAttrBase. adds efb130fc930 [LoopDeletion] Teach LoopDeletion to preserve MemorySSA if [...] adds 8edf037aebd Add a bit of documentation on attribute spellings that were [...] adds 84c5f196370 Extend misc-misplaced-const to detect using declarations as [...] adds 38c68047b04 [SVE] Pass Scalable argument to VectorType::get in Bitcode Reader adds 363d27c871f [x86] fold vperm2x128 to concat of 128-bit high half vectors adds 8ded83ff7e0 [llvm-cov] Add support for -skip-functions to lcov adds 15f1d5d1442 [libFuzzer] Add INFO output when LLVMFuzzerCustomMutator is found. adds 7dc49f77ee5 R600: Fix failing testcase adds 89c8866c041 Convert AssertTrue( A == B) to AssertEqual(A, B) in TestObj [...] adds 31662e67e08 [lldb/Util] Fix lldb-repro now it doesn't take a path to lldb adds 536612df4b4 [lldb/Test] Use lit's capabilities to skip lldb-repro tests. adds 8401698fb57 [lldb/Reproducer] Correctly instrument enum values adds 90f58eaeff5 [ODRHash] Factor out functionality for CXXRecord ODR diagno [...] adds ed80c86c885 [PatternMatch] Add m_APInt/m_APFloat matchers accepting undef adds 68d7f06092e Clang] Fix expansion of response files in -Wp after integra [...] adds 9aa816a816b [PowerPC] Collect some CallLowering arguments into a struct. [NFC] adds efba7ed05e5 [PatternMatch] Make m_c_ICmp swap the predicate (PR42801) adds f55b033c028 [TestStdModuleSysroot] Only run locally. adds 5bb8d28e61c [mlir][Linalg] Add tensor support to Linalg EDSC Builders adds 16b9410caa3 [X86] Cast to __v4hi instead of __m64 in the implementation [...] adds 80c34f94acd [InstCombine] Add test for PR44529; NFC adds 0b83c5a78fa [InstCombine] Combine neg of shl of sub (PR44529) adds b32013baec1 [www] Update cxx_status page to list changes on the Clang 1 [...] adds 4c2b0a63661 [lldb/Utility] Don't forward directories to the file collector adds 6ae61f7675d [lldb/Test] Skip script interpreter tests reading from stdi [...] adds 6baf31b7c1e [LoopIdiomRecognize] Reduce variable scope. [NFCI] adds b5b6126d97e [IndVarSimplify] Cleanup spaces and reduce variable scope [NFCI] adds 1f45914b428 Embed a zero-length /dev/null in darwin-debug for the speci [...] adds 0e9374e3740 [nfc][libomptarget] Remove SHARED annotation from local variables adds df839cfda09 [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds 4751e4f8c24 Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and C [...] adds c4144caf9b8 [lldb/Reproducer] Disable buffering of stdout during replay adds adc4faf532b [IndVarSimplify] Teach IndVarSimplify to preserve MemorySSA. adds 39ae86ab72d [AArch64TTI] AArch64 supports NT vector stores through STNP. adds 83a093b8ecc [lldb/Reproducer] Mark some driver tests as unsupported fo [...] adds d42baff45d9 Replace old-style cast of null pointer with nullptr adds 9be5c135388 [lldb/Test] Add check-lldb-repro target adds 9b5a9f2fab1 [lldb/Test] Fix type in add_lit_testsuite adds 48490e3247a [lldb/Docs] Document testing strategies for the reproducers adds 3f5976c97db [RISCV] Fix evaluating %pcrel_lo against global and weak symbols adds cf2b498d284 [llvm/Transforms] Fix warning: private field 'MSSA' is not used adds ddfe8751b16 [test] Fix lld/test/ELF/riscv-pcrel-hilo-error.s after D73211 adds f14f2a85680 [LV] Fix predication for branches with matching true and fa [...] adds 4d14772f5c2 AMDGPU/GlobalISel: Remove redundant or patterns adds e0502563778 AMDGPU/GlobalISel: Fix generated wave64 checks adds 45f630d729e [libcxx] [test] Don't assert that moved-from containers wit [...] adds 53a28bd8917 [LICM] NFC. Remove AST caching infrastructure adds 5e017c12d22 [DWARF] Allow empty address range tables. adds dcff3961c2d [DWARF] Return Error from DWARFDebugArangeSet::extract(). adds d6f39cfed06 [DWARF] Make dwarf::getUnitLengthFieldByteSize() constexpr. NFC. adds a0f367f792a [DWARF] Make dwarf::getDwarfOffsetByteSize() a free function. NFC. adds 6332990721d [DWARF] Support DWARF64 in DWARFDebugArangeSet. adds ed9851a0a68 [DWARF] Better detect errors in Address Range Tables. adds 1b15965932c [gn build] Port dcff3961c2d adds 15ac7277143 Fix build bot failures. adds 6fc9e601494 NFC. Remove obsolete SimpleAnalysis infrastructure adds 66007664531 NFC. Add PR44320 IR test case. adds 1db1b8b8b35 [lldb/Test] Don't add a check-* target as dependency in add [...] adds 0e3ae353a47 [Concepts] Profile TypeConstraints in ProfileTemplateParameterList adds 5a9ef6c15f3 [DWARF] Support 64-bit DWARF in .debug_pubnames and similar [...] adds c985e7b07db Revert "[Concepts] Profile TypeConstraints in ProfileTempla [...] adds 62c221b5090 [Concepts] Profile TypeConstraints in ProfileTemplateParameterList adds 99960de7414 [DWARF] Get rid of DWARFDebugNames::HeaderPOD. NFC. adds 8306f55bfa2 [DWARF] Eliminate the DWARFDebugNames::Header::Padding field. adds 4a8dbc617d0 [SSAUpdater] Don't call ValueIsRAUWd upon single use replacement adds 9dbc1ab2326 [LLD][COFF] Enable linking of __declspec(selectany) symbols [...] adds 6d2510d30a0 [llvm-exegesis] Restrict to allowed back-to-back instructio [...] adds 6e3b0cc2fb9 [lldb][NFC] Rename ClangASTContext to TypeSystemClang adds 46acce42b32 [Object][test] - Remove readobj-elf-versioning.test and sup [...] adds 5f6ff716417 [llvm-readobj][test] - Add a check for --dyn-syms. adds 4662f6e1c77 [test] Avoid loop-unroll.c test getting confused by fadd in [...] adds a1e0b53490a [lldb][NFC] Delete empty file source/Host/linux/ProcessLaun [...] adds 5c02fe1faab Revert "[Concepts] Placeholder constraints and abbreviated [...] adds 04fd2041561 [llvm-exegesis] Allow the randomizer to fail nicely... adds 90c01357b81 [mlir] Shrink-wrap anonymous namespaces around the classes [...] adds 91b0956f388 [NFC][DwarfDebug] Use proper analog GNU attribute for the p [...] adds e6b0ce70bdd [LLD] [COFF] Silence a GCC warning about an unused variable. NFC. adds 98da49d9791 [SelectionDAG] Compute Known + Sign Bits - merge INSERT_SUB [...] adds 03cae086f41 [SelectionDAG] ComputeKnownBits - merge EXTRACT_VECTOR_ELT [...] adds f1ad192915f [FileCheck] Strengthen error checks in unit tests adds e8fc8507dac [llvm-exegesis] Don't use unsupported aliasing instructions adds 772e4931932 [ARM,MVE] Revise immediate VBIC/VORR to look more like NEON. adds 4321c6af28e [ARM,MVE] Support immediate vbicq,vorrq,vmvnq intrinsics. adds aa0f37e14a8 [AArch64][SVE] Add first-faulting load intrinsic adds 1e0174a93cf Treat C# `using` as a control statement adds 279fa8e0064 [Alignement][NFC] Deprecate untyped CreateAlignedLoad adds 2f6987ba61c [LoopRotate] add ability to repeat loop rotation until non- [...] adds 48d4ba8fb29 [SelectionDAG] Compute Known + Sign Bits - merge INSERT_VEC [...] adds 0d1468db585 [NFC][RDA] Make the interface const adds d6a97b049f7 [gn build] Port 2f6987ba61c adds b482e1bfe29 [CodeGen] Make use of MachineInstrBuilder::getReg adds c8695ba9cde Revert "[mlir] Add baseAttr to TypedArrayAttrBase." adds ce23515f5ab [tablegen] Emit string literals instead of char arrays adds 98ea4b30c2c [ARM,MVE] Make the MVE intrinsics work in C++! adds 9187073f3e0 [VE][NFC] re-write RR* isel class using null_frag adds 24364cd12bb [clang][CodeComplete] Make completion work after initializer lists adds 41784bed015 Revert "Resubmit: [JumpThreading] Thread jumps through two [...] adds 784204fd7ed [VE] add, sub, left/right shift isel patterns adds a8c5a461a8e [Dsymutil][Debuginfo][NFC] #4 Refactor dsymutil to separate [...] adds e464b31c156 Revert "[tablegen] Emit string literals instead of char arrays" adds cc4b716a379 [Hexagon] Remove unused operand definitions: s10_0Imm and s10_6Imm adds 398175e5c71 Fix GCC warning/error '-fpermission'. NFC. adds 49f7bc9e1e5 [hip] Remove `-Werror=format-nonliteral` adds f3c508fe916 [OPENMP]Fix use of local allocators in allocate clauses. adds ad24cf2a942 [OpenMP] change omp_atk_* and omp_atv_* enumerators to lowe [...] adds c1cac208276 [X86][AVX] Add AVX1/AVX2 ashr vector tests adds fc5bbbf328b [SelectionDAG] ComputeNumSignBits - add ISD::SUB demanded e [...] adds 0c943c61177 [NFC][ARM] Add test adds dfec702290e AMDGPU: Check for other uses when looking through casted select adds 59f95222d4c [Alignment][NFC] Use Align with CreateAlignedStore adds d1de6dc17cd [X86][SSE] Add ComputeNumSignBits tests for (ADD (AND X, 1) [...] adds 0fec8acdd82 [SelectionDAG] ComputeNumSignBits - add ISD::ADD vector support adds e256a775ebf clang-cl: Parse /QIntel-jcc-erratum adds 4faf71a1433 GlobalISel: Use Register adds 618fa77ae4d AMDGPU/GlobalISel: Select V_ADD3_U32/V_XOR3_B32 adds 05532575e88 [RDA] Skip debug values adds 5911268e441 [analyzer] Improve FuchsiaHandleChecker's diagnostic messages adds b481f028144 [Concepts] Placeholder constraints and abbreviated templates adds e25eee4db78 [SelectionDAG] ComputeNumSignBits - add ISD::ADD demanded e [...] adds 98e37af2723 [X86] Add AVX512 tests for vector rotations adds e4a58bd5386 [X86] Add test showing failure to remove vector rotate by zero adds 0ec25a03161 [X86] LowerRotate - early out for vector rotates by zero adds 8d1ed2940d9 [mlir] Fix vectorize transform crashing on none-op operand adds 58ceb81d318 [SVE] Add SVE2 patterns for unpredicated multiply instructions adds 3c545e4b731 [openmp] Disable archer if LIBOMP_OMPT_SUPPORT is off adds b81a337be7b [LoopUnroll] Avoid UB when converting from WeakVH to `Value *` adds 1e57038bf21 [ELF] Pass `Relocation` to relaxGot and relaxTls{GdToIe,GdT [...] adds 9c5b5977224 [AArch64][test] Fix tests after D72799 adds f2ccd5a956c [AArch64][test] Fix MC/AArch64 tests after D72799 adds a0f627d5842 [IndVarSimplify] Fix for MemorySSA preserve. adds 794b8a0329d [lldb] s/lldb/%lldb in another test adds be9f09c768f [mlir] Add option to use custom base class for dialect in L [...] adds 6770de9b8d9 [LoopIdiomRecognize] Teach LoopIdiomRecognize to preserve M [...] adds 458676db6e4 [WPD/VFE] Always emit vcall_visibility metadata for -fwhole [...] adds 9ad044a38c0 Include phabricator.uri in .arcconfig adds a4cfb15d15a [Sema] Sanity-check alignment requested via `__attribute__( [...] adds c2a9061ac51 [Sema] Attempt to perform call-size-specific `__attribute__ [...] adds d096f8d306b [IR] Attribute/AttrBuilder: use Value::MaximumAlignment mag [...] adds e819f7c9feb [Codegen] If reasonable, materialize clang's `AssumeAligned [...] adds 5ffe6408ffb [Codegen] If reasonable, materialize clang's `AllocAlignAtt [...] adds b749af6a1ff [Sema] Don't disallow placing `__attribute__((alloc_align(p [...] adds fac9941e570 AMDGPU: Fix ubsan error adds 00756b18239 Revert "[Sema] Attempt to perform call-size-specific `__att [...] adds 210f0882c9e Revert "[Sema] Sanity-check alignment requested via `__attr [...] adds c6c5dbc824c [clangd] Add C++20 concepts support to findExplicitReferenc [...] adds cbcd07a4815 [clangd] Add C++20 concepts support to TargetFinder adds e5caa156b44 [PDB] Simplify API for making section map, NFC adds 0fbf28f7aae [ELF] --no-dynamic-linker: don't emit undefined weak symbol [...] adds fa2fc81d346 Re-add documentation for -flax-vector-conversions= removed [...] adds 1624cba7824 Partially revert "[IR] Attribute/AttrBuilder: use Value::Ma [...] adds 6672a4f5b64 [lldb/Commands] Fix, rename and document column number arg [...] adds 29c7e6c8c97 Clang added a new feature to the ObjC compiler that will tr [...] adds 12627450609 [CMake][NFC] Refactor iOS simulator/device test configurati [...] adds 06569361d01 [CMake][NFC] Refactor iOS simulator/device test configurati [...] adds 9d9b470e69a [CMake] Refactor iOS simulator/device test configuration ge [...] adds 966b5182bab Change internal_start_thread arguments to match pthread_create. adds cc14de88da2 [CUDA] Fix order of memcpy arguments in __shfl_*(<64-bit type>). adds 9c2eb220edd [ThinLTO] Summarize vcall_visibility metadata adds 4d33a8dfcf6 [Concepts] Add ExpressionEvaluationContexts to instantiatio [...] adds 86e5b56a7ca AMDGPU/GlobalISel: Fix RegBanKSelect for llvm.amdgcn.exp.compr adds c77bbea9a67 GlobalISel: Add MIPatternMatch for G_ICMP/G_FCMP adds d42d5eb8ea7 [Concepts] Implement P1616R1 - Using unconstrained template [...] adds 4ed7355e448 [IPSCCP] Use ParamState for arguments at call sites. adds ed8222b2ca7 [mlir] [VectorOps] Implement vector tuple get folding adds d8acf8852db [lldb/Test] Disable command-breakpoint-col.test on Windows adds e174da447c1 [Clang][IFS][Test] Work around in-process cc1 ASAN issues #2. adds 8d508c597aa [lldb/Test] Disallow using substituted binaries in shell test. adds 765b37abdfc [AArch64][GlobalISel] Fallback if the +strict-align target [...] adds fcaf5f6c01a [LLDB] Fix the handling of unnamed bit-fields when parsing DWARF adds 67c608a9695 [Concepts] Deprecate -fconcepts-ts, enable Concepts under - [...] adds af3c243e996 [tests] Use host-based XFAIL for test/MC/AMDGPU/hsa-gfx10-v3.s adds 71544135673 [NFC][ScopBuilder] Move RecordedAssumptions vector to ScopBuilder adds aabc3c59e13 [mlir] [VectorOps] fixed minor typos in vector ops doc adds 44b496758f1 [AArch64][GlobalISel] Remove duplicate attribute lookup cod [...] adds 2af74e27ed7 [MS] Overhaul how clang passes overaligned args on x86_32 adds 9e66c4ec127 [Utils] Use WeakTrackingVH in vector used as scratch storage. adds 59733525d37 [LTO/WPD] Enable aggressive WPD under LTO option adds 30ae859c696 [Attributor][FIX] Store alignment only holds for the pointer value adds 2baf000ecc0 [Attributor] `byval` arguments are always `noalias` adds d07b5a5525e [Attributor][NFC] Fix spelling adds e273ac4d885 [Attributor][NFC] Add an assertion adds 30179d7ecf6 [Attributor][FIX][Alignment] Do not report a change if ther [...] adds 73eaf62463b [Concepts] Make constraint expressions unevaluated until sa [...] adds 1d091742908 [LoopStrengthReduce] Reuse utility method to clean dead ins [...] adds 301a437250b [clang-tidy] Add clang-tidy headers to clang distribution adds 19c76989bb5 Fix bot failure from 59733525d37cf9ad88b5021b33ecdbaf2e18911c adds 47d7a81ba4b [lldb/Util] Use md5 instead of python's hash function. adds 9dcf889d15d [Attributor][NFC] Do not (try to) simplify void values adds ff6254dc267 [Attributor][FIX] Handle non-pointers when following uses adds 5429c82db22 [Attributor][FIX] Avoid dangling pointers during code deletion adds 214ed3f676d [Attributor] Record dependences only when necessary adds 7ad17e008b0 [Attributor] Avoid REQUIRED dependences in favor of OPTIONAL ones adds 2531535984a AMDGPU: Implement FDIV optimizations in AMDGPUCodeGenPrepare adds 356a4b433bf [clang][clang-scan-deps] Aggregate the full dependency info [...] adds f394d22fa82 [Concepts] Update cxx_status.html with Concepts support status adds 22467e25950 Add function attribute "patchable-function-prefix" to suppo [...] adds 01da05b71aa [X86][test] Add tests for -fpatchable-function-entry=N,M (w [...] adds 69bf40c45fd [Driver][CodeGen] Support -fpatchable-function-entry=N,M an [...] adds 90e630a95ec Revert "[LTO/WPD] Enable aggressive WPD under LTO option" adds 838a28e234e [RISCV] Scheduler description for the Rocket core adds 580d7838dd0 [WebAssembly] Fix resume-only case in Emscripten EH adds c467faf23c7 [WinEH] Ignore lifetime.end PHI nodes in empty cleanuppads adds fe5f233a938 Fix assert that doesn't check anything. adds 46aa5c13c5f [examples][ORC] Remove an unused parameter from IR in an LL [...] adds fbb8642c1c4 [examples][ORC] Fix program names in calls to parse cl opt [...] adds bb7a5707ac0 [examples][ORC] Add an example of how to use a custom Objec [...] new a2137d6e097 [X86] Add -flax-vector-conversions=none to all of the x86 v [...] new d92f77606aa [lldb/Util] Fix Python 3 incompatibility in lldb-repro new be2bc6b1d0f [lldb/Util] Remove reproducers after replay new d600ab3bb51 [Frontend] Delete some unneeded CC1 options The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .arcconfig | 1 + clang-tools-extra/clang-tidy/CMakeLists.txt | 16 + .../bugprone/ReservedIdentifierCheck.cpp | 2 +- .../clang-tidy/misc/MisplacedConstCheck.cpp | 38 +- clang-tools-extra/clangd/FindTarget.cpp | 22 + clang-tools-extra/clangd/SemanticHighlighting.cpp | 6 + clang-tools-extra/clangd/SemanticHighlighting.h | 1 + .../clangd/test/semantic-highlighting.test | 3 + .../clangd/unittests/FindTargetTests.cpp | 106 +- .../clangd/unittests/SemanticHighlightingTests.cpp | 15 + .../clang-tidy/checks/misc-misplaced-const.rst | 21 +- .../clang-tidy/checkers/misc-misplaced-const.c | 6 +- .../clang-tidy/checkers/misc-misplaced-const.cpp | 58 +- clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/docs/CommandGuide/clang.rst | 11 +- clang/docs/InternalsManual.rst | 12 +- clang/examples/clang-interpreter/main.cpp | 3 +- clang/include/clang/AST/ASTContext.h | 7 +- clang/include/clang/AST/ASTNodeTraverser.h | 4 +- clang/include/clang/AST/DeclTemplate.h | 43 +- clang/include/clang/AST/PropertiesBase.td | 2 + clang/include/clang/AST/RecursiveASTVisitor.h | 14 +- clang/include/clang/AST/TemplateBase.h | 7 +- clang/include/clang/AST/Type.h | 74 +- clang/include/clang/AST/TypeLoc.h | 138 +- clang/include/clang/AST/TypeProperties.td | 11 +- clang/include/clang/Basic/AttrDocs.td | 2 - clang/include/clang/Basic/CodeGenOptions.def | 1 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 +- .../include/clang/Basic/DiagnosticFrontendKinds.td | 3 + clang/include/clang/Basic/DiagnosticParseKinds.td | 2 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 12 +- clang/include/clang/Basic/LangOptions.def | 1 - clang/include/clang/Basic/TokenKinds.def | 2 +- clang/include/clang/Basic/arm_mve.td | 22 + clang/include/clang/Basic/arm_mve_defs.td | 24 +- clang/include/clang/CodeGen/CGFunctionInfo.h | 17 +- clang/include/clang/Driver/CC1Options.td | 5 +- clang/include/clang/Driver/CLCompatOptions.td | 1 + clang/include/clang/Driver/Driver.h | 2 +- clang/include/clang/Driver/Options.td | 33 +- clang/include/clang/Sema/DeclSpec.h | 72 +- clang/include/clang/Sema/Scope.h | 6 + clang/include/clang/Sema/ScopeInfo.h | 20 +- clang/include/clang/Sema/Sema.h | 53 +- .../DependencyScanning/DependencyScanningTool.h | 73 +- .../DependencyScanning/ModuleDepCollector.h | 87 +- clang/lib/AST/ASTContext.cpp | 152 +- clang/lib/AST/ASTImporter.cpp | 22 +- clang/lib/AST/ASTStructuralEquivalence.cpp | 26 +- clang/lib/AST/DeclTemplate.cpp | 50 +- clang/lib/AST/ODRHash.cpp | 7 + clang/lib/AST/TemplateBase.cpp | 2 +- clang/lib/AST/TextNodeDumper.cpp | 5 + clang/lib/AST/Type.cpp | 36 +- clang/lib/AST/TypeLoc.cpp | 95 + clang/lib/AST/TypePrinter.cpp | 29 +- clang/lib/Basic/IdentifierTable.cpp | 2 +- clang/lib/CodeGen/CGBlocks.cpp | 3 +- clang/lib/CodeGen/CGBuilder.h | 2 +- clang/lib/CodeGen/CGBuiltin.cpp | 27 +- clang/lib/CodeGen/CGCall.cpp | 161 +- clang/lib/CodeGen/CGGPUBuiltin.cpp | 2 +- clang/lib/CodeGen/CGObjCGNU.cpp | 6 +- clang/lib/CodeGen/CGVTables.cpp | 5 +- clang/lib/CodeGen/CodeGenFunction.cpp | 17 +- clang/lib/CodeGen/CodeGenModule.cpp | 8 + clang/lib/CodeGen/TargetInfo.cpp | 78 +- clang/lib/Driver/ToolChains/Clang.cpp | 11 +- clang/lib/Driver/ToolChains/HIP.cpp | 1 - clang/lib/Driver/XRayArgs.cpp | 276 +- clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Frontend/CompilerInvocation.cpp | 34 +- clang/lib/Frontend/InitPreprocessor.cpp | 7 +- clang/lib/Headers/__clang_cuda_intrinsics.h | 4 +- clang/lib/Headers/xmmintrin.h | 4 +- clang/lib/Index/IndexTypeSourceInfo.cpp | 5 + clang/lib/Parse/ParseCXXInlineMethods.cpp | 4 +- clang/lib/Parse/ParseDecl.cpp | 73 +- clang/lib/Parse/ParseDeclCXX.cpp | 2 + clang/lib/Parse/ParseExpr.cpp | 14 +- clang/lib/Parse/ParseTemplate.cpp | 15 +- clang/lib/Parse/ParseTentative.cpp | 21 + clang/lib/Parse/Parser.cpp | 24 + clang/lib/Sema/DeclSpec.cpp | 9 + clang/lib/Sema/Sema.cpp | 15 + clang/lib/Sema/SemaChecking.cpp | 14 +- clang/lib/Sema/SemaDecl.cpp | 39 +- clang/lib/Sema/SemaDeclAttr.cpp | 11 +- clang/lib/Sema/SemaDeclCXX.cpp | 47 + clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 15 + clang/lib/Sema/SemaTemplate.cpp | 199 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 77 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 22 +- clang/lib/Sema/SemaType.cpp | 231 +- clang/lib/Sema/TreeTransform.h | 137 +- clang/lib/Serialization/ASTReader.cpp | 1439 +++++----- clang/lib/Serialization/ASTReaderDecl.cpp | 22 +- clang/lib/Serialization/ASTWriter.cpp | 12 + clang/lib/Serialization/ASTWriterDecl.cpp | 4 + .../Checkers/FuchsiaHandleChecker.cpp | 28 +- .../DependencyScanning/DependencyScanningTool.cpp | 127 +- .../DependencyScanningWorker.cpp | 11 +- .../DependencyScanning/ModuleDepCollector.cpp | 91 +- .../AST/ast-dump-record-definition-data-json.cpp | 57 +- clang/test/Analysis/fuchsia_handle.cpp | 25 +- clang/test/CXX/class.derived/class.virtual/p6.cpp | 2 +- .../CXX/class/class.compare/class.spaceship/p2.cpp | 5 +- clang/test/CXX/dcl/dcl.decl/p3.cpp | 2 +- clang/test/CXX/dcl/dcl.fct/p17.cpp | 260 ++ .../CXX/dcl/dcl.spec/dcl.type/dcl.spec.auto/p6.cpp | 44 + .../expr.prim/expr.prim.id/mixed-constraints.cpp | 2 +- clang/test/CXX/expr/expr.prim/expr.prim.id/p4.cpp | 2 +- .../expr.prim.lambda.closure/p3.cpp | 8 +- .../expr.prim.req/compound-requirement.cpp | 2 +- .../expr/expr.prim/expr.prim.req/equivalence.cpp | 2 +- .../expr.prim/expr.prim.req/nested-requirement.cpp | 7 +- clang/test/CXX/expr/expr.prim/expr.prim.req/p3.cpp | 2 +- .../expr/expr.prim/expr.prim.req/requires-expr.cpp | 2 +- .../expr.prim/expr.prim.req/simple-requirement.cpp | 2 +- .../expr.prim/expr.prim.req/type-requirement.cpp | 2 +- .../CXX/over/over.match/over.match.best/p1-2a.cpp | 2 +- .../CXX/over/over.match/over.match.viable/p3.cpp | 2 +- clang/test/CXX/over/over.over/p4-2a.cpp | 2 +- .../CXX/temp/temp.arg/temp.arg.template/p3-2a.cpp | 12 +- .../temp.constr.constr/function-templates.cpp | 2 +- .../temp.constr.constr/non-function-templates.cpp | 2 +- .../temp.constr.constr/partial-specializations.cpp | 19 +- .../temp.constr.decl/class-template-decl.cpp | 2 +- .../CXX/temp/temp.constr/temp.constr.decl/p3.cpp | 2 +- .../CXX/temp/temp.constr/temp.constr.normal/p1.cpp | 2 +- .../class-template-partial-specializations.cpp | 2 +- .../temp.constr.order/function-templates.cpp | 2 +- .../var-template-partial-specializations.cpp | 2 +- clang/test/CXX/temp/temp.explicit/p8.cpp | 2 +- clang/test/CXX/temp/temp.param/p10-2a.cpp | 27 +- clang/test/ClangScanDeps/Inputs/modules_cdb.json | 13 +- clang/test/ClangScanDeps/modules-full.cpp | 192 +- clang/test/CodeCompletion/call.cpp | 6 + .../test/CodeGen/arm-mve-intrinsics/bitwise-imm.c | 402 +++ .../test/CodeGen/arm-mve-intrinsics/cplusplus.cpp | 160 ++ clang/test/CodeGen/asan-globals-gc.cpp | 4 +- .../assume-aligned-and-alloc-align-attributes.c | 42 +- clang/test/CodeGen/avx2-builtins.c | 4 +- clang/test/CodeGen/avx512bf16-builtins.c | 2 +- clang/test/CodeGen/avx512bitalg-builtins.c | 2 +- clang/test/CodeGen/avx512bw-builtins.c | 4 +- clang/test/CodeGen/avx512dq-builtins.c | 2 +- clang/test/CodeGen/avx512er-builtins.c | 2 +- clang/test/CodeGen/avx512ifma-builtins.c | 2 +- clang/test/CodeGen/avx512ifmavl-builtins.c | 2 +- clang/test/CodeGen/avx512pf-builtins.c | 2 +- clang/test/CodeGen/avx512vbmi-builtins.c | 2 +- clang/test/CodeGen/avx512vbmi2-builtins.c | 2 +- clang/test/CodeGen/avx512vl-builtins.c | 2 +- clang/test/CodeGen/avx512vlbf16-builtins.c | 2 +- clang/test/CodeGen/avx512vlbitalg-builtins.c | 2 +- clang/test/CodeGen/avx512vlbw-builtins.c | 4 +- clang/test/CodeGen/avx512vlcd-builtins.c | 2 +- clang/test/CodeGen/avx512vldq-builtins.c | 2 +- clang/test/CodeGen/avx512vlvbmi2-builtins.c | 2 +- clang/test/CodeGen/avx512vlvnni-builtins.c | 2 +- clang/test/CodeGen/avx512vnni-builtins.c | 2 +- clang/test/CodeGen/builtin-assume-aligned.c | 11 +- ...ssumption-attribute-alloc_align-on-function.cpp | 17 +- ...mption-attribute-assume_aligned-on-function.cpp | 17 +- clang/test/CodeGen/fma-builtins.c | 2 +- clang/test/CodeGen/fma4-builtins.c | 2 +- clang/test/CodeGen/function-sections.c | 4 - clang/test/CodeGen/loop-unroll.c | 2 + clang/test/CodeGen/mmx-builtins.c | 4 +- clang/test/CodeGen/patchable-function-entry.c | 18 +- clang/test/CodeGen/sse-builtins.c | 4 +- clang/test/CodeGen/sse2-builtins.c | 6 +- clang/test/CodeGen/sse3-builtins.c | 2 +- clang/test/CodeGen/sse41-builtins.c | 4 +- clang/test/CodeGen/sse42-builtins.c | 4 +- clang/test/CodeGen/sse4a-builtins.c | 2 +- clang/test/CodeGen/ssse3-builtins.c | 2 +- clang/test/CodeGen/x86_32-arguments-win32.c | 44 + clang/test/CodeGen/xop-builtins-cmp.c | 4 +- clang/test/CodeGen/xop-builtins.c | 4 +- .../CodeGen/xray-attributes-noxray-supported.cpp | 15 +- clang/test/CodeGenCXX/inalloca-overaligned.cpp | 52 + clang/test/CodeGenCXX/inalloca-vector.cpp | 79 + clang/test/CodeGenCXX/mangle-concept.cpp | 2 +- .../test/CodeGenCXX/vcall-visibility-metadata.cpp | 17 +- clang/test/Driver/Wp-args.c | 10 + clang/test/Driver/cl-options.c | 1 + clang/test/Driver/cl-showfilenames.c | 16 +- clang/test/Driver/fpatchable-function-entry.c | 8 +- clang/test/Driver/hip-printf.hip | 2 +- clang/test/Lexer/cxx-features.cpp | 10 +- clang/test/Lexer/keywords_test.cpp | 5 +- clang/test/OpenMP/parallel_master_codegen.cpp | 37 +- clang/test/OpenMP/teams_distribute_ast_print.cpp | 4 +- clang/test/PCH/cxx2a-requires-expr.cpp | 4 +- clang/test/Parser/cxx-concept-declaration.cpp | 2 +- .../Parser/cxx-concepts-ambig-constraint-expr.cpp | 2 +- clang/test/Parser/cxx-concepts-requires-clause.cpp | 2 +- clang/test/Parser/cxx2a-concept-declaration.cpp | 2 +- clang/test/Parser/cxx2a-concepts-requires-expr.cpp | 2 +- ...-constrained-template-param-with-partial-id.cpp | 2 +- .../Parser/cxx2a-constrained-template-param.cpp | 2 +- .../Parser/cxx2a-placeholder-type-constraint.cpp | 26 + clang/test/Sema/arm-mve-immediates.c | 70 + clang/test/Sema/patchable-function-entry-attr.c | 4 +- clang/test/SemaCXX/cxx1y-generic-lambdas.cpp | 2 +- .../SemaCXX/std-align-val-t-in-operator-new.cpp | 59 + .../test/SemaTemplate/cxx2a-constraint-caching.cpp | 4 +- clang/test/SemaTemplate/cxx2a-constraint-exprs.cpp | 17 + .../instantiate-expanded-type-constraint.cpp | 2 +- .../SemaTemplate/instantiate-requires-clause.cpp | 24 +- .../SemaTemplate/instantiate-requires-expr.cpp | 2 +- .../ms-delayed-default-template-args.cpp | 3 +- clang/tools/clang-scan-deps/ClangScanDeps.cpp | 215 +- clang/tools/driver/driver.cpp | 22 +- clang/unittests/Format/FormatTestCSharp.cpp | 26 + clang/unittests/Index/IndexTests.cpp | 21 + clang/utils/TableGen/MveEmitter.cpp | 45 +- clang/www/cxx_dr_status.html | 8 +- clang/www/cxx_status.html | 43 +- clang/www/make_cxx_dr_status | 12 +- compiler-rt/cmake/config-ix.cmake | 15 + compiler-rt/lib/fuzzer/CMakeLists.txt | 2 - compiler-rt/lib/fuzzer/FuzzerDriver.cpp | 5 +- .../lib/sanitizer_common/sanitizer_common.h | 2 +- .../sanitizer_common/sanitizer_common_libcdep.cpp | 2 +- .../lib/sanitizer_common/sanitizer_linux.cpp | 6 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 4 +- .../sanitizer_stoptheworld_mac.cpp | 5 +- compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 2 +- .../lib/scudo/standalone/allocator_config.h | 8 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 3 +- compiler-rt/test/asan/CMakeLists.txt | 77 +- compiler-rt/test/builtins/Unit/clear_cache_test.c | 47 +- compiler-rt/test/fuzzer/CMakeLists.txt | 56 +- compiler-rt/test/fuzzer/fuzzer-custommutator.test | 2 + compiler-rt/test/tsan/CMakeLists.txt | 75 +- libcxx/src/locale.cpp | 4 +- .../associative/map/map.cons/move_assign.pass.cpp | 2 +- .../multimap/multimap.cons/move_assign.pass.cpp | 2 +- .../multiset/multiset.cons/move_assign.pass.cpp | 2 +- .../associative/set/set.cons/move_assign.pass.cpp | 2 +- .../sequences/vector.bool/assign_move.pass.cpp | 2 +- lld/COFF/Driver.cpp | 2 +- lld/COFF/InputFiles.cpp | 11 + lld/COFF/PDB.cpp | 5 +- lld/Common/Strings.cpp | 26 +- lld/ELF/Arch/AArch64.cpp | 30 +- lld/ELF/Arch/PPC.cpp | 34 +- lld/ELF/Arch/PPC64.cpp | 48 +- lld/ELF/Arch/X86.cpp | 28 +- lld/ELF/Arch/X86_64.cpp | 41 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 10 +- lld/ELF/InputSection.cpp | 12 +- lld/ELF/LinkerScript.h | 2 +- lld/ELF/ScriptParser.cpp | 17 +- lld/ELF/SymbolTable.cpp | 2 +- lld/ELF/Symbols.cpp | 6 +- lld/ELF/Target.cpp | 11 +- lld/ELF/Target.h | 18 +- lld/include/lld/Common/Strings.h | 46 +- lld/test/COFF/comdat-gcc-compatibility.s | 13 + lld/test/ELF/arm-fix-cortex-a8-recognize.s | 10 + lld/test/ELF/linkerscript/filename-spec.s | 4 +- lld/test/ELF/riscv-pcrel-hilo-error.s | 6 + lld/test/ELF/weak-undef-no-dynamic-linker.s | 15 + lldb/docs/resources/reproducers.rst | 25 + lldb/include/lldb/Host/FileSystem.h | 1 + lldb/include/lldb/Symbol/ClangASTImporter.h | 4 +- .../lldb/Symbol/ClangExternalASTSourceCallbacks.h | 8 +- lldb/include/lldb/Symbol/CompilerDeclContext.h | 2 +- lldb/include/lldb/Symbol/CompilerType.h | 2 +- lldb/include/lldb/Symbol/TypeSystem.h | 2 +- .../{ClangASTContext.h => TypeSystemClang.h} | 73 +- lldb/include/lldb/Target/ThreadPlan.h | 4 + lldb/include/lldb/Target/ThreadPlanStepInRange.h | 6 + .../lldb/Utility/ReproducerInstrumentation.h | 11 +- lldb/include/lldb/lldb-enumerations.h | 1 + lldb/include/lldb/lldb-forward.h | 4 +- .../sysroot/TestStdModuleSysroot.py | 1 + .../comp_dir_symlink/TestCompDirSymLink.py | 20 +- .../test/lang/c/enum_types/TestEnumTypes.py | 2 +- .../cpp/bitfields}/Makefile | 0 .../test/lang/cpp/bitfields/TestCppBitfields.py | 105 + .../lldbsuite/test/lang/cpp/bitfields/main.cpp | 81 + .../Makefile | 0 .../TestObjCDirectDispatchStepping.py | 50 + .../objc/direct-dispatch-step/stepping-tests.m | 117 + .../lang/objc/objc-stepping/TestObjCStepping.py | 54 +- lldb/source/API/SystemInitializerFull.cpp | 15 +- lldb/source/Commands/CommandObjectBreakpoint.cpp | 2 +- lldb/source/Commands/Options.td | 2 + lldb/source/Core/ValueObject.cpp | 4 +- lldb/source/Host/common/FileSystem.cpp | 12 +- lldb/source/Host/linux/ProcessLauncherLinux.cpp | 0 lldb/source/Host/posix/FileSystemPosix.cpp | 2 +- lldb/source/Interpreter/CommandObject.cpp | 3 +- .../Plugins/ABI/SysV-ppc64/ABISysV_ppc64.cpp | 8 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 6 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 6 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 6 +- .../Clang/ASTResultSynthesizer.cpp | 4 +- .../ExpressionParser/Clang/ClangASTSource.cpp | 135 +- .../ExpressionParser/Clang/ClangASTSource.h | 8 +- .../ExpressionParser/Clang/ClangDeclVendor.cpp | 2 +- .../Clang/ClangExpressionDeclMap.cpp | 42 +- .../Clang/ClangExpressionDeclMap.h | 8 +- .../Clang/ClangExpressionParser.cpp | 5 +- .../ExpressionParser/Clang/ClangExpressionParser.h | 2 +- .../ExpressionParser/Clang/ClangFunctionCaller.cpp | 2 +- .../Clang/ClangModulesDeclVendor.cpp | 14 +- .../Clang/ClangPersistentVariables.cpp | 4 +- .../Clang/ClangPersistentVariables.h | 6 +- .../ExpressionParser/Clang/ClangUserExpression.cpp | 14 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 12 +- .../Plugins/Language/CPlusPlus/BlockPointer.cpp | 8 +- .../Plugins/Language/CPlusPlus/CxxStringTypes.cpp | 2 +- lldb/source/Plugins/Language/CPlusPlus/LibCxx.cpp | 10 +- .../Plugins/Language/CPlusPlus/LibCxxBitset.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxList.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxMap.cpp | 6 +- .../Language/CPlusPlus/LibCxxUnorderedMap.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 2 +- lldb/source/Plugins/Language/ObjC/CF.cpp | 2 +- lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSArray.cpp | 8 +- lldb/source/Plugins/Language/ObjC/NSDictionary.cpp | 12 +- lldb/source/Plugins/Language/ObjC/NSError.cpp | 6 +- lldb/source/Plugins/Language/ObjC/NSException.cpp | 4 +- lldb/source/Plugins/Language/ObjC/NSIndexPath.cpp | 4 +- lldb/source/Plugins/Language/ObjC/NSSet.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSString.cpp | 4 +- lldb/source/Plugins/Language/ObjC/ObjCLanguage.cpp | 2 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 2 +- .../ItaniumABI/ItaniumABILanguageRuntime.cpp | 12 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.cpp | 9 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.h | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 37 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.h | 8 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 10 +- .../AppleObjCTrampolineHandler.cpp | 135 +- .../AppleObjCRuntime/AppleObjCTrampolineHandler.h | 7 +- .../AppleObjCTypeEncodingParser.cpp | 31 +- .../AppleObjCRuntime/AppleObjCTypeEncodingParser.h | 16 +- .../AppleThreadPlanStepThroughObjCTrampoline.cpp | 237 +- .../AppleThreadPlanStepThroughObjCTrampoline.h | 72 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.cpp | 8 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.h | 4 +- .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 8 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 254 +- .../Plugins/SymbolFile/DWARF/DWARFASTParserClang.h | 45 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfo.cpp | 2 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 3 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 102 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 7 + .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 14 +- .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 6 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 4 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 12 +- .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 52 +- lldb/source/Plugins/SymbolFile/PDB/PDBASTParser.h | 6 +- .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 36 +- .../MacOSX/AppleGetItemInfoHandler.cpp | 4 +- .../MacOSX/AppleGetPendingItemsHandler.cpp | 8 +- .../SystemRuntime/MacOSX/AppleGetQueuesHandler.cpp | 8 +- .../MacOSX/AppleGetThreadItemInfoHandler.cpp | 8 +- .../SystemRuntime/MacOSX/SystemRuntimeMacOSX.cpp | 18 +- lldb/source/Symbol/CMakeLists.txt | 2 +- lldb/source/Symbol/ClangASTImporter.cpp | 30 +- .../Symbol/ClangExternalASTSourceCallbacks.cpp | 2 +- lldb/source/Symbol/ClangUtil.cpp | 4 +- lldb/source/Symbol/CxxModuleHandler.cpp | 4 +- lldb/source/Symbol/Type.cpp | 2 +- .../{ClangASTContext.cpp => TypeSystemClang.cpp} | 611 ++-- lldb/source/Target/CMakeLists.txt | 4 +- lldb/source/Utility/ReproducerInstrumentation.cpp | 5 + lldb/test/Shell/CMakeLists.txt | 15 + .../Shell/Commands/command-breakpoint-col.test | 7 + lldb/test/Shell/Driver/LocalLLDBInit.test | 2 + lldb/test/Shell/Driver/TestCore.test | 2 + lldb/test/Shell/Driver/TestFile.test | 2 + lldb/test/Shell/Driver/TestRepl.test | 2 + .../ObjectFile/ELF/PT_LOAD-overlap-PT_TLS.yaml | 2 +- .../ObjectFile/ELF/PT_TLS-overlap-PT_LOAD.yaml | 2 +- lldb/test/Shell/Process/TestEnvironment.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode-30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCodeHexA.test | 1 + lldb/test/Shell/Reproducer/lit.local.cfg | 2 +- .../test/Shell/ScriptInterpreter/Lua/bindings.test | 2 + .../Lua/convenience_variables.test | 1 + .../Shell/ScriptInterpreter/Python/crashlog.test | 1 + .../Python/scripted_breakpoint.test | 1 + .../SymbolFile/DWARF/debug_aranges-empty-section.s | 2 +- lldb/test/Shell/helper/toolchain.py | 14 + lldb/test/Shell/lit.cfg.py | 2 +- lldb/tools/darwin-debug/CMakeLists.txt | 2 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 15 +- lldb/tools/lldb-test/lldb-test.cpp | 14 +- .../Expression/ClangExpressionDeclMapTest.cpp | 6 +- lldb/unittests/Symbol/CMakeLists.txt | 2 +- lldb/unittests/Symbol/TestClangASTImporter.cpp | 18 +- lldb/unittests/Symbol/TestLineEntry.cpp | 4 +- ...ClangASTContext.cpp => TestTypeSystemClang.cpp} | 141 +- .../SymbolFile/DWARF/DWARFASTParserClangTests.cpp | 4 +- .../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 4 +- .../SymbolFile/PDB/SymbolFilePDBTests.cpp | 24 +- .../TestingSupport/Symbol/ClangTestUtils.h | 21 +- lldb/utils/lldb-repro/lldb-repro.py | 29 +- llvm/docs/LangRef.rst | 33 +- llvm/docs/TestingGuide.rst | 2 +- llvm/examples/LLJITExamples/CMakeLists.txt | 1 + .../LLJITDumpObjects/LLJITDumpObjects.cpp | 2 +- .../LLJITWithCustomObjectLinkingLayer.cpp | 2 +- .../LLJITWithLazyReexports.cpp | 2 +- .../LLJITWithObjectCache/LLJITWithObjectCache.cpp | 10 +- .../CMakeLists.txt | 12 + .../LLJITWithObjectLinkingLayerPlugin.cpp | 156 + llvm/include/llvm/ADT/Optional.h | 2 +- .../llvm/Analysis/LegacyDivergenceAnalysis.h | 3 +- llvm/include/llvm/Analysis/LoopPass.h | 39 - llvm/include/llvm/Analysis/MemoryLocation.h | 7 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 6 - .../llvm/Analysis/TargetTransformInfoImpl.h | 2 - llvm/include/llvm/BinaryFormat/Dwarf.h | 19 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 6 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 2 - llvm/include/llvm/CodeGen/DIE.h | 6 + .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 56 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 5 + llvm/include/llvm/CodeGen/ReachingDefAnalysis.h | 22 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 7 + llvm/include/llvm/CodeGen/TargetInstrInfo.h | 22 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + llvm/include/llvm/DWARFLinker/DWARFLinker.h | 599 ++++ .../llvm/DebugInfo/DWARF/DWARFAcceleratorTable.h | 19 +- .../llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 9 +- .../llvm/DebugInfo/DWARF/DWARFDebugPubTable.h | 4 +- .../llvm/DebugInfo/PDB/Native/DbiStreamBuilder.h | 8 +- llvm/include/llvm/IR/Constants.h | 4 + llvm/include/llvm/IR/DataLayout.h | 13 +- llvm/include/llvm/IR/GlobalObject.h | 11 +- llvm/include/llvm/IR/IRBuilder.h | 53 +- llvm/include/llvm/IR/Instructions.h | 6 +- llvm/include/llvm/IR/Intrinsics.td | 5 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 13 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/IR/ModuleSummaryIndex.h | 14 +- llvm/include/llvm/IR/PatternMatch.h | 96 +- llvm/include/llvm/IR/ValueHandle.h | 6 +- llvm/include/llvm/MC/MCAsmBackend.h | 8 + llvm/include/llvm/MC/MCFixupKindInfo.h | 5 +- llvm/include/llvm/MC/MCObjectFileInfo.h | 6 + llvm/include/llvm/Support/Compiler.h | 3 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 21 + llvm/include/llvm/Target/TargetSelectionDAG.td | 1 + llvm/include/llvm/Transforms/IPO/Attributor.h | 2 +- .../include/llvm/Transforms/Scalar/JumpThreading.h | 5 - .../llvm/Transforms/Utils/BasicBlockUtils.h | 3 +- llvm/include/llvm/Transforms/Utils/Local.h | 13 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 7 +- llvm/lib/Analysis/ConstantFolding.cpp | 3 +- llvm/lib/Analysis/InstructionSimplify.cpp | 6 - llvm/lib/Analysis/LegacyDivergenceAnalysis.cpp | 9 +- llvm/lib/Analysis/Loads.cpp | 4 +- llvm/lib/Analysis/LoopPass.cpp | 37 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 8 +- llvm/lib/Analysis/SyncDependenceAnalysis.cpp | 8 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 - llvm/lib/Analysis/ValueTracking.cpp | 4 - llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 19 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 25 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 33 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 1 - llvm/lib/CodeGen/AtomicExpandPass.cpp | 8 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 29 +- llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 33 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 2 +- llvm/lib/CodeGen/MachineSSAUpdater.cpp | 2 +- llvm/lib/CodeGen/MachineScheduler.cpp | 69 +- llvm/lib/CodeGen/PreISelIntrinsicLowering.cpp | 2 +- llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 44 +- llvm/lib/CodeGen/ScalarizeMaskedMemIntrin.cpp | 68 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 37 +- .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 8 + llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h | 1 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 245 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 10 + .../CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 1 + llvm/lib/CodeGen/TargetInstrInfo.cpp | 12 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 30 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 2440 ++++++++++++++++ llvm/lib/DebugInfo/DWARF/DWARFAcceleratorTable.cpp | 18 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDebugArangeSet.cpp | 216 +- llvm/lib/DebugInfo/DWARF/DWARFDebugAranges.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFDebugPubTable.cpp | 17 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 17 +- llvm/lib/IR/AsmWriter.cpp | 8 +- llvm/lib/IR/Attributes.cpp | 4 +- llvm/lib/IR/AutoUpgrade.cpp | 28 +- llvm/lib/IR/DataLayout.cpp | 14 +- llvm/lib/IR/IRBuilder.cpp | 14 +- llvm/lib/IR/Metadata.cpp | 5 +- llvm/lib/IR/Verifier.cpp | 21 +- llvm/lib/MC/MCAssembler.cpp | 7 + llvm/lib/MC/MCObjectFileInfo.cpp | 7 + llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 3 +- llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 39 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 138 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 6 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 64 +- llvm/lib/Target/AArch64/AArch64InstrInfo.h | 11 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 34 +- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 13 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 196 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 18 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 35 +- llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h | 1 + llvm/lib/Target/AMDGPU/AMDGPU.h | 4 + llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 226 +- llvm/lib/Target/AMDGPU/AMDGPUCombine.td | 15 + llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 10 +- .../Target/AMDGPU/AMDGPUGenRegisterBankInfo.def | 15 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 153 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 20 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 4 + .../Target/AMDGPU/AMDGPULowerKernelArguments.cpp | 2 +- .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 149 + llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 210 +- .../Target/AMDGPU/AMDGPURewriteOutArguments.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 7 + .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 10 - llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 1 - llvm/lib/Target/AMDGPU/CMakeLists.txt | 3 + llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp | 10 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 231 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 131 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 16 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 20 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 13 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 17 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 4 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 4 + llvm/lib/Target/ARM/ARMInstrMVE.td | 148 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 21 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 28 +- llvm/lib/Target/ARM/ARMMCInstLower.cpp | 5 +- llvm/lib/Target/ARM/ARMParallelDSP.cpp | 3 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 61 + llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 44 - .../Target/ARM/Disassembler/ARMDisassembler.cpp | 14 - .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 9 - llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 2 - .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 8 - llvm/lib/Target/ARM/MVETailPredication.cpp | 1 + llvm/lib/Target/Hexagon/HexagonDepDecoders.inc | 10 - llvm/lib/Target/Hexagon/HexagonDepOperands.td | 6 - llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 13 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.h | 9 +- llvm/lib/Target/Lanai/LanaiInstrInfo.cpp | 13 +- llvm/lib/Target/Lanai/LanaiInstrInfo.h | 9 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 82 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 266 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 38 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 13 + .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp | 97 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 14 +- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp | 69 +- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h | 7 +- llvm/lib/Target/RISCV/RISCV.td | 9 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 14 + llvm/lib/Target/RISCV/RISCVInstrFormats.td | 3 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 109 +- llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 64 +- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 156 +- llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 69 +- llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 72 +- llvm/lib/Target/RISCV/RISCVInstrInfoM.td | 39 +- llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 213 ++ llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 214 ++ llvm/lib/Target/RISCV/RISCVSchedule.td | 138 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp | 11 +- llvm/lib/Target/VE/VECallingConv.td | 30 +- llvm/lib/Target/VE/VEISelLowering.cpp | 21 +- llvm/lib/Target/VE/VEISelLowering.h | 6 + llvm/lib/Target/VE/VEInstrFormats.td | 4 +- llvm/lib/Target/VE/VEInstrInfo.cpp | 8 +- llvm/lib/Target/VE/VEInstrInfo.td | 755 ++++- llvm/lib/Target/VE/VERegisterInfo.cpp | 36 +- llvm/lib/Target/VE/VERegisterInfo.td | 52 +- .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 5 +- llvm/lib/Target/X86/X86CallLowering.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 86 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 44 +- llvm/lib/Target/X86/X86InstrInfo.h | 9 +- llvm/lib/Target/X86/X86InterleavedAccess.cpp | 5 +- llvm/lib/Transforms/IPO/Attributor.cpp | 170 +- llvm/lib/Transforms/IPO/GlobalDCE.cpp | 9 + llvm/lib/Transforms/IPO/GlobalSplit.cpp | 3 + llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 2 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 8 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 5 - .../Transforms/InstCombine/InstCombineCalls.cpp | 13 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 56 +- .../Transforms/InstCombine/InstCombineInternal.h | 1 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 38 +- .../InstCombine/InstructionCombining.cpp | 17 + .../Instrumentation/AddressSanitizer.cpp | 3 +- .../Instrumentation/DataFlowSanitizer.cpp | 24 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 61 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 110 +- llvm/lib/Transforms/Scalar/InstSimplifyPass.cpp | 2 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 234 +- llvm/lib/Transforms/Scalar/LICM.cpp | 117 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 22 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 59 +- llvm/lib/Transforms/Scalar/LoopInstSimplify.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 40 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 8 - .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 4 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 28 +- llvm/lib/Transforms/Scalar/SROA.cpp | 48 +- llvm/lib/Transforms/Scalar/Scalarizer.cpp | 4 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 4 - llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 45 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 643 +++-- llvm/lib/Transforms/Utils/LoopUnroll.cpp | 7 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 37 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 5 - llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 7 +- .../Transforms/Vectorize/LoadStoreVectorizer.cpp | 30 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 21 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- .../CostModel/ARM/mve-gather-scatter-cost.ll | 511 ++++ .../thinlto-multiple-summaries-for-guid.ll | 12 + llvm/test/Assembler/thinlto-vtable-summary.ll | 4 +- llvm/test/Bitcode/vscale-round-trip.ll | 49 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 9 + .../AArch64/GlobalISel/select-returnaddr.ll | 16 + .../AArch64/patchable-function-entry-bti.ll | 46 +- .../CodeGen/AArch64/patchable-function-entry.ll | 40 + .../sign-return-address-cfi-negate-ra-state.ll | 35 + llvm/test/CodeGen/AArch64/spillfill-sve.ll | 189 ++ .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 33 + llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll | 36 + llvm/test/CodeGen/AArch64/sve-int-mul-pred.ll | 32 +- .../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 220 ++ .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 182 ++ .../CodeGen/AArch64/sve-neg-int-arith-imm-2.ll | 12 - llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll | 11 - llvm/test/CodeGen/AArch64/sve-vscale.ll | 200 ++ llvm/test/CodeGen/AArch64/sve2-int-mul.ll | 324 +++ .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 194 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 2181 ++++++++++++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 6 +- .../GlobalISel/inst-select-extract-vector-elt.mir | 72 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 626 ++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 132 + .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 132 + .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 188 ++ .../GlobalISel/inst-select-pattern-xor3.xfail.mir | 22 + .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll | 1824 ++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 1920 +++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i64.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll | 116 + .../AMDGPU/GlobalISel/llvm.amdgcn.is.private.ll | 7 +- .../AMDGPU/GlobalISel/llvm.amdgcn.is.shared.ll | 7 +- .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 72 + .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll | 1 + .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 5 +- .../GlobalISel/regbankselect-amdgcn-exp-compr.mir | 47 +- .../GlobalISel/regbankselect-amdgcn.atomic.dec.mir | 80 - .../GlobalISel/regbankselect-amdgcn.atomic.inc.mir | 80 - .../regbankselect-amdgcn.fmul.legacy.mir | 66 + .../GlobalISel/regbankselect-amdgcn.interp.mov.mir | 39 + .../regbankselect-amdgcn.interp.p1.f16.mir | 43 + .../GlobalISel/regbankselect-amdgcn.interp.p1.mir | 79 + .../regbankselect-amdgcn.interp.p2.f16.mir | 49 + .../GlobalISel/regbankselect-amdgcn.interp.p2.mir | 48 + .../regbankselect-extract-vector-elt.mir | 112 +- .../GlobalISel/regbankselect-insert-vector-elt.mir | 165 +- .../CodeGen/AMDGPU/amdgpu-codegenprepare-fdiv.ll | 198 +- .../amdgpu-codegenprepare-fold-binop-select.ll | 546 ++++ llvm/test/CodeGen/AMDGPU/dagcombine-select.ll | 21 +- llvm/test/CodeGen/AMDGPU/fdiv.ll | 62 + llvm/test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 64 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 22 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 6 + llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll | 410 +++ llvm/test/CodeGen/AMDGPU/known-never-snan.ll | 24 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll | 9 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 4 +- .../CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- llvm/test/CodeGen/AMDGPU/rcp-pattern.ll | 10 +- llvm/test/CodeGen/AMDGPU/rcp_iflag.ll | 6 +- llvm/test/CodeGen/AMDGPU/rsq.ll | 32 +- .../CodeGen/AMDGPU/select-fabs-fneg-extract.ll | 4 +- llvm/test/CodeGen/ARM/vext.ll | 42 +- .../CodeGen/RISCV/subtarget-features-std-ext.ll | 11 +- .../Thumb2/LowOverheadLoops/clear-maskedinsts.ll | 145 + .../Thumb2/LowOverheadLoops/matrix-debug.mir | 358 +++ .../CodeGen/Thumb2/LowOverheadLoops/matrix.mir | 539 ++++ .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 2 +- .../CodeGen/Thumb2/mve-intrinsics/bitwise-imm.ll | 365 +++ llvm/test/CodeGen/VE/addition.ll | 179 ++ llvm/test/CodeGen/VE/cast.ll | 972 +++++++ llvm/test/CodeGen/VE/constants.ll | 355 +++ llvm/test/CodeGen/VE/constants_i64.ll | 157 - llvm/test/CodeGen/VE/left_shift.ll | 172 ++ llvm/test/CodeGen/VE/max.ll | 199 ++ llvm/test/CodeGen/VE/min.ll | 199 ++ llvm/test/CodeGen/VE/right_shift.ll | 178 ++ llvm/test/CodeGen/VE/select.ll | 57 + llvm/test/CodeGen/VE/selectccf32.ll | 217 ++ llvm/test/CodeGen/VE/selectccf32c.ll | 116 + llvm/test/CodeGen/VE/selectccf32i.ll | 241 ++ llvm/test/CodeGen/VE/selectccf64.ll | 189 ++ llvm/test/CodeGen/VE/selectccf64c.ll | 102 + llvm/test/CodeGen/VE/selectccf64i.ll | 201 ++ llvm/test/CodeGen/VE/selectcci32.ll | 197 ++ llvm/test/CodeGen/VE/selectcci32c.ll | 116 + llvm/test/CodeGen/VE/selectcci32i.ll | 211 ++ llvm/test/CodeGen/VE/selectcci64.ll | 169 ++ llvm/test/CodeGen/VE/selectcci64c.ll | 102 + llvm/test/CodeGen/VE/selectcci64i.ll | 183 ++ llvm/test/CodeGen/VE/setccf32.ll | 187 ++ llvm/test/CodeGen/VE/setccf32i.ll | 211 ++ llvm/test/CodeGen/VE/setccf64.ll | 187 ++ llvm/test/CodeGen/VE/setccf64i.ll | 199 ++ llvm/test/CodeGen/VE/setcci32.ll | 121 + llvm/test/CodeGen/VE/setcci32i.ll | 131 + llvm/test/CodeGen/VE/setcci64.ll | 121 + llvm/test/CodeGen/VE/setcci64i.ll | 131 + llvm/test/CodeGen/VE/subtraction.ll | 177 ++ .../WebAssembly/lower-em-exceptions-lpad-only.ll | 25 - .../WebAssembly/lower-em-exceptions-resume-only.ll | 17 + llvm/test/CodeGen/X86/2011-10-19-LegelizeLoad.ll | 20 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 211 +- llvm/test/CodeGen/X86/cmov-into-branch.ll | 25 + llvm/test/CodeGen/X86/oddsubvector.ll | 94 +- .../CodeGen/X86/patchable-function-entry-ibt.ll | 48 + llvm/test/CodeGen/X86/patchable-function-entry.ll | 33 + llvm/test/CodeGen/X86/rotate_vec.ll | 72 +- llvm/test/CodeGen/X86/sar_fold64.ll | 127 +- llvm/test/CodeGen/X86/scalar_widen_div.ll | 20 +- llvm/test/CodeGen/X86/vector-idiv-v2i32.ll | 36 +- llvm/test/CodeGen/X86/x86-interleaved-access.ll | 114 +- llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s | 86 + llvm/test/DebugInfo/X86/dwarfdump-debug-names.s | 2 - llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s | 26 + llvm/test/MC/AArch64/ete-sysregs.s | 8 +- llvm/test/MC/AArch64/trace-regs.s | 4 +- llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 2 +- llvm/test/MC/Disassembler/AArch64/ete.txt | 2 +- llvm/test/MC/Disassembler/AArch64/trace-regs.txt | 2 +- llvm/test/MC/RISCV/pcrel-fixups.s | 74 +- llvm/test/MC/RISCV/pcrel-lo12-invalid.s | 2 + llvm/test/MC/RISCV/rv32i-aliases-valid.s | 7 +- llvm/test/MC/RISCV/rv32i-valid.s | 7 +- llvm/test/MC/RISCV/rv64i-aliases-valid.s | 8 +- llvm/test/Object/Inputs/elf-versioning-test.i386 | Bin 4832 -> 0 bytes llvm/test/Object/Inputs/elf-versioning-test.x86_64 | Bin 5200 -> 0 bytes llvm/test/Object/Inputs/elfver.S | 31 - llvm/test/Object/Inputs/elfver.script | 10 - llvm/test/Object/readobj-elf-versioning.test | 46 - llvm/test/ObjectYAML/MachO/DWARF-debug_abbrev.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-debug_str.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-pubsections.yaml | 12 - .../MachO/DWARF2-AddrSize8-FormValues.yaml | 12 - .../test/ObjectYAML/MachO/DWARF5-abbrevValues.yaml | 12 - .../Attributor/ArgumentPromotion/attrs.ll | 2 +- .../Attributor/ArgumentPromotion/byval-2.ll | 2 +- .../Attributor/ArgumentPromotion/fp80.ll | 2 +- .../Attributor/ArgumentPromotion/tail.ll | 6 +- .../IPConstantProp/2009-09-24-byval-ptr.ll | 6 +- llvm/test/Transforms/Attributor/align.ll | 7 + llvm/test/Transforms/Attributor/nocapture-1.ll | 14 + llvm/test/Transforms/Attributor/nocapture-2.ll | 2 +- llvm/test/Transforms/Attributor/readattrs.ll | 22 +- llvm/test/Transforms/Attributor/value-simplify.ll | 2 +- .../GlobalDCE/virtual-functions-base-call.ll | 3 + .../virtual-functions-base-pointer-call.ll | 3 + .../GlobalDCE/virtual-functions-derived-call.ll | 3 + .../virtual-functions-derived-pointer-call.ll | 3 + ...ual-functions.ll => virtual-functions-novfe.ll} | 18 +- .../virtual-functions-visibility-post-lto.ll | 3 +- .../virtual-functions-visibility-pre-lto.ll | 3 +- .../test/Transforms/GlobalDCE/virtual-functions.ll | 3 + llvm/test/Transforms/GlobalDCE/vtable-rtti.ll | 3 +- llvm/test/Transforms/GlobalSplit/basic.ll | 8 +- .../IndVarSimplify/preserve-memoryssa.ll | 21 + llvm/test/Transforms/InstCombine/fneg.ll | 126 + llvm/test/Transforms/InstCombine/sub.ll | 42 + .../Transforms/JumpThreading/thread-two-bbs1.ll | 59 - .../Transforms/JumpThreading/thread-two-bbs2.ll | 56 - .../Transforms/JumpThreading/thread-two-bbs3.ll | 39 - llvm/test/Transforms/LCSSA/pr44320.ll | 55 + .../Transforms/LoopRotate/multiple-deopt-exits.ll | 165 ++ .../LoopUnroll/partial-unroll-dead-instructions.ll | 42 + .../AArch64/nontemporal-load-store.ll | 259 ++ .../LoopVectorize/pr44488-predication.ll | 79 + llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 38 + .../Transforms/SimplifyCFG/empty-cleanuppad.ll | 49 + llvm/test/Verifier/AMDGPU/intrinsic-immarg.ll | 18 +- .../Verifier/invalid-patchable-function-entry.ll | 10 + .../test/tools/llvm-cov/export_functions-lcov.test | 8 + .../tools/llvm-dwarfdump/X86/debug_aranges-error.s | 21 + .../llvm-mca/X86/Znver2/partial-reg-update-2.s | 1 + .../llvm-mca/X86/Znver2/partial-reg-update-3.s | 7 +- .../llvm-mca/X86/Znver2/partial-reg-update-4.s | 11 +- .../llvm-mca/X86/Znver2/partial-reg-update-5.s | 10 +- .../llvm-mca/X86/Znver2/partial-reg-update-6.s | 30 +- .../llvm-mca/X86/Znver2/partial-reg-update-7.s | 1 + .../tools/llvm-mca/X86/Znver2/partial-reg-update.s | 1 + .../test/tools/llvm-mca/X86/Znver2/resources-adx.s | 17 +- .../test/tools/llvm-mca/X86/Znver2/resources-aes.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-avx2.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-clzero.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-cmov.s | 98 +- .../test/tools/llvm-mca/X86/Znver2/resources-fma.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-fsgsbase.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-lzcnt.s | 2 +- .../test/tools/llvm-mca/X86/Znver2/resources-mmx.s | 98 +- .../tools/llvm-mca/X86/Znver2/resources-mwaitx.s | 6 +- .../tools/llvm-mca/X86/Znver2/resources-popcnt.s | 12 +- .../test/tools/llvm-mca/X86/Znver2/resources-sha.s | 12 +- .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 130 +- .../tools/llvm-mca/X86/Znver2/resources-sse2.s | 268 +- .../tools/llvm-mca/X86/Znver2/resources-sse3.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-sse41.s | 92 +- .../tools/llvm-mca/X86/Znver2/resources-sse42.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-sse4a.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-ssse3.s | 40 +- .../tools/llvm-mca/X86/Znver2/resources-x86_32.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 20 +- .../test/tools/llvm-mca/X86/Znver2/resources-x87.s | 130 +- .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-i386 | Bin 1080 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc | Bin 1204 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc64 | Bin 1784 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-x86_64 | Bin 1616 -> 0 bytes llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 10 +- llvm/test/tools/llvm-readobj/ELF/gnuhash.test | 153 +- .../obj2yaml/macho-DWARF-debug_aranges-error.yaml} | 32 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 3032 +++----------------- llvm/tools/dsymutil/DwarfLinkerForBinary.h | 386 +-- llvm/tools/dsymutil/DwarfStreamer.cpp | 4 + llvm/tools/dsymutil/LinkUtils.h | 8 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 14 +- llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp | 9 + llvm/tools/llvm-exegesis/lib/RegisterAliasing.h | 3 + .../llvm-exegesis/lib/SerialSnippetGenerator.cpp | 12 +- llvm/tools/llvm-exegesis/lib/SnippetGenerator.cpp | 51 +- llvm/tools/llvm-exegesis/lib/SnippetGenerator.h | 6 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 24 - llvm/tools/llvm-exegesis/lib/Target.h | 23 +- llvm/tools/llvm-exegesis/lib/X86/Target.cpp | 76 +- llvm/tools/obj2yaml/dwarf2yaml.cpp | 14 +- llvm/tools/obj2yaml/macho2yaml.cpp | 14 +- llvm/tools/obj2yaml/obj2yaml.cpp | 2 +- llvm/tools/obj2yaml/obj2yaml.h | 4 +- llvm/unittests/CodeGen/GlobalISel/CSETest.cpp | 8 +- .../CodeGen/GlobalISel/ConstantFoldingTest.cpp | 114 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 12 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 130 +- llvm/unittests/DebugInfo/DWARF/CMakeLists.txt | 1 + .../DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp | 192 ++ llvm/unittests/IR/PatternMatch.cpp | 74 + llvm/unittests/Support/FileCheckTest.cpp | 358 ++- llvm/unittests/Target/ARM/MachineInstrTest.cpp | 102 +- llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 + .../Transforms/Utils/LoopRotationUtilsTest.cpp | 166 ++ .../llvm-exegesis/X86/SnippetGeneratorTest.cpp | 11 + .../tools/llvm-exegesis/X86/TargetTest.cpp | 7 + .../clang-tools-extra/clangd/test/BUILD.gn | 3 +- .../gn/secondary/clang-tools-extra/test/BUILD.gn | 3 +- llvm/utils/gn/secondary/clang/test/BUILD.gn | 3 +- .../gn/secondary/compiler-rt/test/hwasan/BUILD.gn | 3 +- llvm/utils/gn/secondary/lld/test/BUILD.gn | 3 +- .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 11 + llvm/utils/gn/secondary/llvm/test/BUILD.gn | 3 +- .../llvm/unittests/DebugInfo/DWARF/BUILD.gn | 1 + .../llvm/unittests/Transforms/Utils/BUILD.gn | 1 + .../gn/secondary/llvm/utils/benchmark/BUILD.gn | 4 +- mlir/CMakeLists.txt | 34 +- mlir/cmake/modules/AddMLIR.cmake | 27 + mlir/cmake/modules/CMakeLists.txt | 67 + mlir/docs/OpDefinitions.md | 4 + mlir/include/mlir/Analysis/InferTypeOpInterface.h | 8 +- mlir/include/mlir/Analysis/InferTypeOpInterface.td | 4 + mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 6 + mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 54 +- mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 19 +- mlir/include/mlir/EDSC/Builders.h | 1 + mlir/include/mlir/IR/OpBase.td | 6 +- mlir/include/mlir/TableGen/OpInterfaces.h | 3 + mlir/lib/Analysis/InferTypeOpInterface.cpp | 14 + mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 6 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 47 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 3 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 29 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 6 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 34 + mlir/lib/Dialect/VectorOps/VectorOps.cpp | 12 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 6 +- mlir/lib/TableGen/OpInterfaces.cpp | 6 + mlir/lib/Transforms/Vectorize.cpp | 4 +- .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 12 + mlir/test/Dialect/VectorOps/vector-transforms.mlir | 9 + mlir/test/EDSC/builder-api-test.cpp | 43 + mlir/test/lib/TestDialect/TestPatterns.cpp | 20 - mlir/test/mlir-tblgen/llvm-intrinsics.td | 19 +- mlir/test/mlir-tblgen/return-types.mlir | 2 - mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 30 +- mlir/tools/mlir-tblgen/OpInterfacesGen.cpp | 14 + .../deviceRTLs/common/src/reduction.cu | 6 +- openmp/runtime/src/include/omp.h.var | 54 +- openmp/runtime/src/kmp.h | 54 +- openmp/runtime/src/kmp_alloc.cpp | 58 +- openmp/runtime/test/api/omp_alloc_def_fb.c | 6 +- openmp/runtime/test/api/omp_alloc_hbw.c | 6 +- openmp/runtime/test/api/omp_alloc_null_fb.c | 6 +- openmp/tools/archer/CMakeLists.txt | 16 +- polly/include/polly/ScopBuilder.h | 12 + polly/include/polly/ScopInfo.h | 98 +- polly/include/polly/Support/SCEVAffinator.h | 8 +- polly/include/polly/Support/ScopHelper.h | 58 + polly/lib/Analysis/ScopBuilder.cpp | 55 +- polly/lib/Analysis/ScopInfo.cpp | 42 +- polly/lib/CodeGen/BlockGenerators.cpp | 2 +- polly/lib/CodeGen/LoopGeneratorsKMP.cpp | 2 +- polly/lib/CodeGen/RuntimeDebugBuilder.cpp | 2 +- polly/lib/Support/SCEVAffinator.cpp | 24 +- polly/lib/Support/ScopHelper.cpp | 10 + 955 files changed, 39814 insertions(+), 11988 deletions(-) create mode 100644 clang/test/CXX/dcl/dcl.fct/p17.cpp create mode 100644 clang/test/CXX/dcl/dcl.spec/dcl.type/dcl.spec.auto/p6.cpp create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/bitwise-imm.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/cplusplus.cpp create mode 100644 clang/test/CodeGenCXX/inalloca-overaligned.cpp create mode 100644 clang/test/CodeGenCXX/inalloca-vector.cpp create mode 100644 clang/test/Parser/cxx2a-placeholder-type-constraint.cpp create mode 100644 clang/test/SemaCXX/std-align-val-t-in-operator-new.cpp create mode 100644 clang/test/SemaTemplate/cxx2a-constraint-exprs.cpp create mode 100644 lld/test/COFF/comdat-gcc-compatibility.s create mode 100644 lld/test/ELF/weak-undef-no-dynamic-linker.s rename lldb/include/lldb/Symbol/{ClangASTContext.h => TypeSystemClang.h} (94%) copy lldb/packages/Python/lldbsuite/test/{api/check_public_api_headers => lang/cpp [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/bitfields/TestCppB [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/bitfields/main.cpp copy lldb/packages/Python/lldbsuite/test/lang/objc/{objc-stepping => direct-dispat [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/objc/direct-dispatch-s [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/objc/direct-dispatch-s [...] delete mode 100644 lldb/source/Host/linux/ProcessLauncherLinux.cpp rename lldb/source/Symbol/{ClangASTContext.cpp => TypeSystemClang.cpp} (94%) create mode 100644 lldb/test/Shell/Commands/command-breakpoint-col.test rename lldb/unittests/Symbol/{TestClangASTContext.cpp => TestTypeSystemClang.cpp} (84%) create mode 100644 llvm/examples/LLJITExamples/LLJITWithObjectLinkingLayerPlugin/C [...] create mode 100644 llvm/examples/LLJITExamples/LLJITWithObjectLinkingLayerPlugin/L [...] create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUCombine.td create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket32.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket64.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedule.td create mode 100644 llvm/test/Analysis/CostModel/ARM/mve-gather-scatter-cost.ll create mode 100644 llvm/test/Assembler/thinlto-multiple-summaries-for-guid.ll create mode 100644 llvm/test/Bitcode/vscale-round-trip.ll create mode 100644 llvm/test/CodeGen/AArch64/sign-return-address-cfi-negate-ra-state.ll create mode 100644 llvm/test/CodeGen/AArch64/spillfill-sve.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-loads-ff.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-loads-nf.ll delete mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm-2.ll delete mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-vscale.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-int-mul.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-insert-vector-elt.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-add3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-or3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.xfail.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fmul.l [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p1.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p2.mir create mode 100644 llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-fold-binop-select.ll create mode 100644 llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/clear-maskedinsts.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/matrix-debug.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/matrix.mir create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/bitwise-imm.ll create mode 100644 llvm/test/CodeGen/VE/addition.ll create mode 100644 llvm/test/CodeGen/VE/cast.ll create mode 100644 llvm/test/CodeGen/VE/constants.ll delete mode 100644 llvm/test/CodeGen/VE/constants_i64.ll create mode 100644 llvm/test/CodeGen/VE/left_shift.ll create mode 100644 llvm/test/CodeGen/VE/max.ll create mode 100644 llvm/test/CodeGen/VE/min.ll create mode 100644 llvm/test/CodeGen/VE/right_shift.ll create mode 100644 llvm/test/CodeGen/VE/select.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32i.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64i.ll create mode 100644 llvm/test/CodeGen/VE/setccf32.ll create mode 100644 llvm/test/CodeGen/VE/setccf32i.ll create mode 100644 llvm/test/CodeGen/VE/setccf64.ll create mode 100644 llvm/test/CodeGen/VE/setccf64i.ll create mode 100644 llvm/test/CodeGen/VE/setcci32.ll create mode 100644 llvm/test/CodeGen/VE/setcci32i.ll create mode 100644 llvm/test/CodeGen/VE/setcci64.ll create mode 100644 llvm/test/CodeGen/VE/setcci64i.ll create mode 100644 llvm/test/CodeGen/VE/subtraction.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/lower-em-exceptions-lpad-only.ll create mode 100644 llvm/test/CodeGen/WebAssembly/lower-em-exceptions-resume-only.ll create mode 100644 llvm/test/CodeGen/X86/patchable-function-entry-ibt.ll create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.i386 delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.x86_64 delete mode 100644 llvm/test/Object/Inputs/elfver.S delete mode 100644 llvm/test/Object/Inputs/elfver.script delete mode 100644 llvm/test/Object/readobj-elf-versioning.test copy llvm/test/Transforms/GlobalDCE/{virtual-functions.ll => virtual-functions-nov [...] create mode 100644 llvm/test/Transforms/IndVarSimplify/preserve-memoryssa.ll delete mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs1.ll delete mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs2.ll delete mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs3.ll create mode 100644 llvm/test/Transforms/LCSSA/pr44320.ll create mode 100644 llvm/test/Transforms/LoopRotate/multiple-deopt-exits.ll create mode 100644 llvm/test/Transforms/LoopUnroll/partial-unroll-dead-instructions.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/nontemporal-load-store.ll create mode 100644 llvm/test/Transforms/LoopVectorize/pr44488-predication.ll create mode 100644 llvm/test/tools/llvm-cov/export_functions-lcov.test create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_aranges-error.s delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-i386 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-x86_64 copy llvm/test/{ObjectYAML/MachO/DWARF5-abbrevValues.yaml => tools/obj2yaml/macho- [...] create mode 100644 llvm/unittests/DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp create mode 100644 llvm/unittests/Transforms/Utils/LoopRotationUtilsTest.cpp create mode 100644 mlir/cmake/modules/AddMLIR.cmake create mode 100644 mlir/cmake/modules/CMakeLists.txt -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (c8e1f32b -> 2060d557)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards c8e1f32b 0: update: llvm-linux: boot new 2060d557 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c8e1f32b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 70 +- 02-build_llvm/console.log | 12670 +++++++++++++++++----------------- 03-build_linux/console.log | 690 +- 04-boot_linux/console.log | 480 +- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 10 +- console.log | 13949 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 13929 insertions(+), 13962 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (dc4ba5be1bab -> d183c8e2647a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/linux. from dc4ba5be1bab Linux 4.19.97 adds 3adc34ef8d47 ARM: dts: meson8: fix the size of the PMU registers adds d8a82587f62d clk: qcom: gcc-sdm845: Add missing flag to votable GDSCs adds 097145777c49 dt-bindings: reset: meson8b: fix duplicate reset IDs adds 8e1d9fc94960 ARM: dts: imx6q-dhcom: fix rtc compatible adds 5f047e38c60c clk: Don't try to enable critical clocks if prepare failed adds 7acabcf1a541 ASoC: msm8916-wcd-digital: Reset RX interpolation path after use adds e5d1fe944803 iio: buffer: align the size of scan bytes to size of the l [...] adds 69874bf1faf4 USB: serial: simple: Add Motorola Solutions TETRA MTP3xxx [...] adds 805083d10ace USB: serial: option: Add support for Quectel RM500Q adds cfb62fbcd8db USB: serial: opticon: fix control-message timeouts adds 845c8f493c12 USB: serial: option: add support for Quectel RM500Q in QDL mode adds 1b86caef6d48 USB: serial: suppress driver bind attributes adds 9b057d1268f2 USB: serial: ch341: handle unbound port at reset_resume adds 8dbc5ed3b0bf USB: serial: io_edgeport: handle unbound ports on URB completion adds d5f7cbcd3b5d USB: serial: io_edgeport: add missing active-port sanity check adds 655e0b391a03 USB: serial: keyspan: handle unbound ports adds 392950d7a9ae USB: serial: quatech2: handle unbound ports adds ac13a00acd3f scsi: fnic: fix invalid stack access adds 3dae5041c655 scsi: mptfusion: Fix double fetch bug in ioctl adds 0e3df2d7f188 ASoC: msm8916-wcd-analog: Fix selected events for MIC BIAS [...] adds 095fa8925029 ASoC: msm8916-wcd-analog: Fix MIC BIAS Internal1 adds 6a75df0c648d ARM: dts: imx6q-dhcom: Fix SGTL5000 VDDIO regulator connection adds e68bc5ef7dcb ALSA: dice: fix fallback from protocol extension into limi [...] adds 20f2e4c228c7 ALSA: seq: Fix racy access for queue timer in proc read adds aa7e8db2b0d1 ALSA: usb-audio: fix sync-ep altsetting sanity check adds c7d4d1ad9fbc arm64: dts: allwinner: a64: olinuxino: Fix SDIO supply regulator adds 8d9fd1f4aee0 Fix built-in early-load Intel microcode alignment adds a7f79052d1af block: fix an integer overflow in logical block size adds 991d8c73d53b ARM: dts: am571x-idk: Fix gpios property to have the corre [...] adds 87ca9aaf0c00 LSM: generalize flag passing to security_capable adds 21cd79a27ab4 ptrace: reintroduce usage of subjective credentials in ptr [...] adds ecd8db998718 usb: core: hub: Improved device recognition on remote wakeup adds 7e22f494a9eb x86/resctrl: Fix an imbalance in domain_remove_cpu() adds 4d83975502f3 x86/CPU/AMD: Ensure clearing of SME/SEV features is maintained adds 820ea0e533c2 x86/efistub: Disable paging at mixed mode entry adds 107fb2906db1 drm/i915: Add missing include file <linux/math64.h> adds bb8e8f427f63 x86/resctrl: Fix potential memory leak adds 7e4d65dede49 perf hists: Fix variable name's inconsistency in hists__fo [...] adds 8caa8b36f845 perf report: Fix incorrectly added dimensions as switch pe [...] adds a3071de25fbe mm/shmem.c: thp, shmem: fix conflict of above-47bit hint a [...] adds bc6030569ce1 mm: memcg/slab: call flush_memcg_workqueue() only if memcg [...] adds dab7dd712e3c btrfs: rework arguments of btrfs_unlink_subvol adds d110e93beb13 btrfs: fix invalid removal of root ref adds 3b5a4a18a762 btrfs: do not delete mismatched root refs adds 5bff4167f637 btrfs: fix memory leak in qgroup accounting adds ff86c5b68d62 mm/page-writeback.c: avoid potential division by zero in w [...] adds 16ba1ad0b9e8 ARM: dts: imx6qdl: Add Engicam i.Core 1.5 MX6 adds e37de85277ac ARM: dts: imx6q-icore-mipi: Use 1.5 version of i.Core MX6DL adds 0c49df9177f0 ARM: dts: imx7: Fix Toradex Colibri iMX7S 256MB NAND flash [...] adds 76a8497e126b net: stmmac: 16KB buffer must be 16 byte aligned adds 140e63d7fc48 net: stmmac: Enable 16KB buffer size adds 4765814bc186 mm/huge_memory.c: make __thp_get_unmapped_area static adds ee342a5b42c3 mm/huge_memory.c: thp: fix conflict of above-47bit hint ad [...] adds 85ec3591a500 arm64: dts: agilex/stratix10: fix pmu interrupt numbers adds 042a3a6d9384 bpf: Fix incorrect verifier simulation of ARSH under ALU32 adds 5205825195a1 cfg80211: fix deadlocks in autodisconnect work adds 8d6b96555fd8 cfg80211: fix memory leak in cfg80211_cqm_rssi_update adds ec4234e5dd66 cfg80211: fix page refcount issue in A-MSDU decap adds dcefdeff4de8 netfilter: fix a use-after-free in mtype_destroy() adds e3282417b91c netfilter: arp_tables: init netns pointer in xt_tgdtor_par [...] adds 6de941ce70cd netfilter: nft_tunnel: fix null-attribute check adds 1632efb3553b netfilter: nf_tables: remove WARN and add NLA_STRING upper limits adds 7ed065bd8a20 netfilter: nf_tables: store transaction list locally while [...] adds 8260ce5aeee4 netfilter: nf_tables: fix flowtable list del corruption adds c043fc7ce7e2 NFC: pn533: fix bulk-message timeout adds da319f060b85 batman-adv: Fix DAT candidate selection on little endian systems adds 37cf279748c7 macvlan: use skb_reset_mac_header() in macvlan_queue_xmit() adds 794e629c739d hv_netvsc: Fix memory leak when removing rndis device adds 0eb8f098a212 net: dsa: tag_qca: fix doubled Tx statistics adds 11235a3d7bfc net: hns: fix soft lockup when there is not enough memory adds 6dc2025f3cd9 net: usb: lan78xx: limit size of local TSO packets adds c91e8519c67d net/wan/fsl_ucc_hdlc: fix out of bounds write on array utdm_info adds 9dea9548290b ptp: free ptp device pin descriptors properly adds a0fa9c75631f r8152: add missing endpoint sanity check adds 34e855f998f7 tcp: fix marked lost packets not being retransmitted adds fd0d69bb3287 sh_eth: check sh_eth_cpu_data::dual_port when dumping registers adds 565389fc18eb mlxsw: spectrum: Wipe xstats.backlog of down ports adds 0fd18873a740 mlxsw: spectrum_qdisc: Include MC TCs in Qdisc counters adds 041497b65eb0 xen/blkfront: Adjust indentation in xlvbd_alloc_gendisk adds b23477d818a6 tcp: refine rule to allow EPOLLOUT generation under mem pressure adds 39ff82331d69 irqchip: Place CONFIG_SIFIVE_PLIC into the menu adds ec421a05e26e cw1200: Fix a signedness bug in cw1200_load_firmware() adds 9086713d34d8 arm64: dts: meson-gxl-s905x-khadas-vim: fix gpio-keys-polled node adds d2284ce1535e cfg80211: check for set_wiphy_params adds a31889a691a4 tick/sched: Annotate lockless access to last_jiffies_update adds 6e4efdd31e3d arm64: dts: marvell: Fix CP110 NAND controller node multi- [...] adds a5278ac54c19 Revert "arm64: dts: juno: add dma-ranges property" adds 5bebd8dbc521 mtd: devices: fix mchp23k256 read and write adds e9f3e2ef0114 drm/nouveau/bar/nv50: check bar1 vmm return value adds 3579293f6bac drm/nouveau/bar/gf100: ensure BAR is mapped adds 7b88ac504746 drm/nouveau/mmu: qualify vmm during dtor adds d28d607908c7 reiserfs: fix handling of -EOPNOTSUPP in reiserfs_for_each_xattr adds 097f5dfc96ce scsi: esas2r: unlock on error in esas2r_nvram_read_direct() adds e3c9310b6655 scsi: qla4xxx: fix double free bug adds 295a863b91fa scsi: bnx2i: fix potential use after free adds d27b78caf39d scsi: target: core: Fix a pr_debug() argument adds 216e517ca88d scsi: qla2xxx: Fix qla2x00_request_irqs() for MSI adds f78f18c34ef6 scsi: qla2xxx: fix rports not being mark as lost in sync f [...] adds 223dfefed32b scsi: core: scsi_trace: Use get_unaligned_be*() adds eaac3dc7be7b perf probe: Fix wrong address verification adds 8e94de44ea74 clk: sprd: Use IS_ERR() to validate the return value of sy [...] adds 0b7cd89c95b9 regulator: ab8500: Remove SYSCLKREQ from enum ab8505_regulator_id adds fbab36985981 hwmon: (pmbus/ibm-cffps) Switch LEDs to blocking brightness call adds d183c8e2647a Linux 4.19.98 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/arm/boot/dts/am571x-idk.dts | 2 +- arch/arm/boot/dts/imx6dl-icore-mipi.dts | 2 +- arch/arm/boot/dts/imx6q-dhcom-pdk2.dts | 2 +- arch/arm/boot/dts/imx6q-dhcom-som.dtsi | 2 +- arch/arm/boot/dts/imx6qdl-icore-1.5.dtsi | 34 ++++ arch/arm/boot/dts/imx7s-colibri.dtsi | 4 + arch/arm/boot/dts/meson8.dtsi | 2 +- .../boot/dts/allwinner/sun50i-a64-olinuxino.dts | 2 +- arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 8 +- .../dts/amlogic/meson-gxl-s905x-khadas-vim.dts | 4 +- arch/arm64/boot/dts/arm/juno-base.dtsi | 1 - arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 8 +- arch/x86/boot/compressed/head_64.S | 5 + arch/x86/kernel/cpu/amd.c | 4 +- arch/x86/kernel/cpu/intel_rdt.c | 2 +- arch/x86/kernel/cpu/intel_rdt_rdtgroup.c | 6 +- block/blk-settings.c | 2 +- drivers/block/xen-blkfront.c | 4 +- drivers/clk/clk.c | 10 +- drivers/clk/qcom/gcc-sdm845.c | 7 + drivers/clk/sprd/common.c | 2 +- drivers/gpu/drm/i915/selftests/i915_random.h | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/bar/gf100.c | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/bar/nv50.c | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmm.c | 2 +- drivers/hwmon/pmbus/ibm-cffps.c | 10 +- drivers/iio/industrialio-buffer.c | 6 +- drivers/irqchip/Kconfig | 4 +- drivers/md/dm-snap-persistent.c | 2 +- drivers/md/raid0.c | 2 +- drivers/message/fusion/mptctl.c | 213 +++++---------------- drivers/mtd/devices/mchp23k256.c | 20 +- drivers/net/ethernet/hisilicon/hns/hns_enet.c | 4 +- drivers/net/ethernet/mellanox/mlxsw/spectrum.c | 13 ++ .../net/ethernet/mellanox/mlxsw/spectrum_qdisc.c | 30 ++- drivers/net/ethernet/renesas/sh_eth.c | 38 ++-- drivers/net/ethernet/stmicro/stmmac/common.h | 5 +- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 4 +- drivers/net/hyperv/rndis_filter.c | 2 - drivers/net/macvlan.c | 5 +- drivers/net/usb/lan78xx.c | 1 + drivers/net/usb/r8152.c | 3 + drivers/net/wan/fsl_ucc_hdlc.c | 2 +- drivers/net/wireless/st/cw1200/fwio.c | 6 +- drivers/nfc/pn533/usb.c | 2 +- drivers/ptp/ptp_clock.c | 4 +- drivers/scsi/bnx2i/bnx2i_iscsi.c | 2 +- drivers/scsi/esas2r/esas2r_flash.c | 1 + drivers/scsi/fnic/vnic_dev.c | 20 +- drivers/scsi/qla2xxx/qla_init.c | 6 +- drivers/scsi/qla2xxx/qla_isr.c | 6 +- drivers/scsi/qla4xxx/ql4_mbx.c | 3 - drivers/scsi/scsi_trace.c | 113 ++++------- drivers/target/target_core_fabric_lib.c | 2 +- drivers/usb/core/hub.c | 1 + drivers/usb/serial/ch341.c | 6 +- drivers/usb/serial/io_edgeport.c | 16 +- drivers/usb/serial/keyspan.c | 4 + drivers/usb/serial/opticon.c | 2 +- drivers/usb/serial/option.c | 6 + drivers/usb/serial/quatech2.c | 6 + drivers/usb/serial/usb-serial-simple.c | 2 + drivers/usb/serial/usb-serial.c | 3 + firmware/Makefile | 2 +- fs/btrfs/inode.c | 73 +++---- fs/btrfs/qgroup.c | 6 +- fs/btrfs/root-tree.c | 10 +- fs/reiserfs/xattr.c | 8 +- include/dt-bindings/reset/amlogic,meson8b-reset.h | 6 +- include/linux/blkdev.h | 8 +- include/linux/lsm_hooks.h | 8 +- include/linux/regulator/ab8500.h | 2 - include/linux/security.h | 28 +-- include/linux/tnum.h | 2 +- kernel/bpf/tnum.c | 9 +- kernel/bpf/verifier.c | 13 +- kernel/capability.c | 22 ++- kernel/ptrace.c | 15 +- kernel/seccomp.c | 4 +- kernel/time/tick-sched.c | 14 +- mm/huge_memory.c | 38 ++-- mm/page-writeback.c | 4 +- mm/shmem.c | 7 +- mm/slab_common.c | 3 +- net/batman-adv/distributed-arp-table.c | 4 +- net/dsa/tag_qca.c | 3 - net/ipv4/netfilter/arp_tables.c | 19 +- net/ipv4/tcp.c | 6 +- net/ipv4/tcp_input.c | 7 +- net/netfilter/ipset/ip_set_bitmap_gen.h | 2 +- net/netfilter/nf_tables_api.c | 38 ++-- net/netfilter/nft_tunnel.c | 2 +- net/wireless/nl80211.c | 1 + net/wireless/rdev-ops.h | 4 + net/wireless/sme.c | 6 +- net/wireless/util.c | 2 +- security/apparmor/capability.c | 14 +- security/apparmor/include/capability.h | 2 +- security/apparmor/ipc.c | 3 +- security/apparmor/lsm.c | 4 +- security/apparmor/resource.c | 2 +- security/commoncap.c | 17 +- security/security.c | 14 +- security/selinux/hooks.c | 18 +- security/smack/smack_access.c | 2 +- sound/core/seq/seq_timer.c | 14 +- sound/firewire/dice/dice-extension.c | 5 +- sound/soc/codecs/msm8916-wcd-analog.c | 20 +- sound/soc/codecs/msm8916-wcd-digital.c | 6 + sound/usb/pcm.c | 2 +- tools/perf/builtin-report.c | 5 +- tools/perf/util/hist.h | 4 +- tools/perf/util/probe-finder.c | 32 +--- 114 files changed, 643 insertions(+), 594 deletions(-) create mode 100644 arch/arm/boot/dts/imx6qdl-icore-1.5.dtsi -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (92bea423c29 -> a0b935ac66b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/gcc. from 92bea423c29 gotest: explicitly skip type descriptors adds ccb68179642 auto-inc-dec: Don't add incs/decs to bare CLOBBERs [PR93124] adds 4c33b2daeb5 testsuite: Add target/xfail argument to check-function-bodies adds b02fbed15a3 aarch64: Skip some SVE ACLE function-body tests for ILP32 adds 0ed442a40f9 aarch64: Skip whilele_1.C test for ILP32 adds 8a990ffafaa PR c/84919 - bogus -Wrestrict on sprintf %p with destinatio [...] adds 9592f639ff4 i386: Use bzhi for x & ((1 << y) - 1) or x & ((1U << y) - 1 [...] adds f5ee5d05f36 tree-optimization/93354 FRE redundant store removal validity fix adds 14e5e74698b Fix libgomp plugin-gcn bug adds e9ee848dcdc Remove wrong bail out in prune_topn_counter. adds d16db16edd3 analyzer: introduce analyzer-torture.exp adds 2214053f9d9 aarch64: Fix -mtrack-speculation for irreversible condition [...] adds 04681fca936 libstdc++: Simplify makefile rule for largefile-config.h (PR91947) adds c124b345e46 i386: Fix ICEs on TImode signed overflow add/sub patterns [ [...] adds a3c1e1f2ff8 Emit .note.GNU-stack for soft-float linux targets. adds 54b3d52c3cc Emit .note.GNU-stack for hard-float linux targets. adds 6d00f052ef2 c-family: One more 40752 tweak for unsigned char. adds 648796dab42 analyzer: avoid ICE with missing arguments (PR 93375) adds 20afdcd3698 c++: Fix ICE with defaulted destructor and template. adds 6f346913f2a c++: Avoid ICE when constant evaluation of __builtin_strchr fails. adds c91072247eb Fix "PR c++/92804 ICE trying to use concept as a nested-nam [...] adds 32667e04c71 postreload: Fix up postreload combine [PR93402] adds 7a900bcecab tolerate padding in mbstate_t adds f9e84b31df2 reject macros in math decl check adds 18193e8f005 [libiberty] output empty args as a pair of quotes adds 3a26c7b3a35 testsuite: Require lp64 target rather x86_64-*-* in pr93027 [...] adds efe0fd930e4 Fix profiling issue on H8 port adds dfa075d00d3 Fix diagnostic text on H8. adds 1e156d9b214 internal/cpu: don't define CacheLinePadSize for riscv64 adds 472dc648ce3 Daily bump. adds a0b935ac66b analyzer: avoid relying on system <assert.h> in testsuite ( [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 84 ++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 8 + gcc/analyzer/supergraph.cc | 14 +- gcc/auto-inc-dec.c | 12 +- gcc/c-family/ChangeLog | 10 + gcc/c-family/c-common.c | 22 +- gcc/c-family/c-warn.c | 10 +- gcc/config/aarch64/aarch64-speculation.cc | 17 +- gcc/config/aarch64/aarch64.md | 15 + gcc/config/h8300/h8300.c | 4 +- gcc/config/h8300/h8300.h | 2 +- gcc/config/i386/i386-modes.def | 13 +- gcc/config/i386/i386.md | 82 ++-- gcc/config/mips/linux.h | 8 + gcc/config/mips/mips.c | 11 + gcc/config/mips/mips.h | 2 + gcc/configure.ac | 12 + gcc/cp/ChangeLog | 17 + gcc/cp/constexpr.c | 3 + gcc/cp/decl.c | 3 +- gcc/cp/parser.c | 23 +- gcc/doc/sourcebuild.texi | 2 +- gcc/go/gofrontend/MERGE | 2 +- gcc/postreload.c | 4 + gcc/real.c | 5 +- gcc/testsuite/ChangeLog | 460 +++++++++++++++++++++ gcc/testsuite/c-c++-common/Wconversion-pr40752a.c | 5 +- .../compile => c-c++-common}/pr34029-1.c | 0 gcc/testsuite/g++.dg/concepts/pr92804-1.C | 19 + gcc/testsuite/g++.dg/concepts/pr92804-2.C | 19 + gcc/testsuite/g++.dg/cpp0x/initlist-cleanup1.C | 17 + .../aarch64/sve/acle/general-c++/whilele_1.C | 2 +- gcc/testsuite/gcc.c-torture/execute/pr93402.c | 21 + gcc/testsuite/gcc.dg/Wrestrict-20.c | 41 ++ gcc/testsuite/gcc.dg/analyzer/abort.c | 18 +- gcc/testsuite/gcc.dg/analyzer/data-model-3.c | 15 - gcc/testsuite/gcc.dg/analyzer/pr93375.c | 15 + .../gcc.dg/analyzer/torture/analyzer-torture.exp | 44 ++ gcc/testsuite/gcc.dg/analyzer/torture/conftest-1.c | 10 + gcc/testsuite/gcc.dg/analyzer/torture/poc.c | 24 ++ gcc/testsuite/gcc.dg/pr93376.c | 20 + gcc/testsuite/gcc.dg/torture/pr93124.c | 44 ++ gcc/testsuite/gcc.dg/torture/pr93354.c | 22 + gcc/testsuite/gcc.target/aarch64/pr93341.c | 14 + .../gcc.target/aarch64/sve/acle/asm/ld1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u8.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u8.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s8.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u8.c | 2 +- .../aarch64/sve/acle/general/temporaries_1.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u8.c | 2 +- gcc/testsuite/gcc.target/i386/pr93027.c | 2 +- gcc/testsuite/gcc.target/i386/pr93346.c | 76 ++++ gcc/testsuite/lib/scanasm.exp | 18 +- gcc/testsuite/lib/target-supports.exp | 8 + gcc/tree-ssa-sccvn.c | 34 +- libgcc/ChangeLog | 18 + libgcc/config/mips/crti.S | 3 + libgcc/config/mips/crtn.S | 3 + libgcc/config/mips/gnustack.h | 7 + libgcc/config/mips/mips16.S | 3 + libgcc/config/mips/vr4120-div.S | 3 + libgcc/libgcov-driver.c | 15 +- libgo/go/internal/cpu/cpu_riscv64.go | 2 - libgomp/ChangeLog | 5 + libgomp/plugin/plugin-gcn.c | 3 +- libiberty/ChangeLog | 4 + libiberty/argv.c | 8 + libstdc++-v3/ChangeLog | 14 + libstdc++-v3/configure | 22 + libstdc++-v3/crossconfig.m4 | 1 + libstdc++-v3/include/Makefile.am | 22 +- libstdc++-v3/include/Makefile.in | 22 +- libstdc++-v3/testsuite/27_io/fpos/mbstate_t/1.cc | 28 +- 447 files changed, 1740 insertions(+), 536 deletions(-) rename gcc/testsuite/{gcc.c-torture/compile => c-c++-common}/pr34029-1.c (100%) create mode 100644 gcc/testsuite/g++.dg/concepts/pr92804-1.C create mode 100644 gcc/testsuite/g++.dg/concepts/pr92804-2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-cleanup1.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93402.c create mode 100644 gcc/testsuite/gcc.dg/Wrestrict-20.c delete mode 100644 gcc/testsuite/gcc.dg/analyzer/data-model-3.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93375.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/analyzer-torture.exp create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/conftest-1.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/poc.c create mode 100644 gcc/testsuite/gcc.dg/pr93376.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93124.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93354.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr93341.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93346.c create mode 100644 libgcc/config/mips/gnustack.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2020