Tcwg-commits January 2020

tcwg-commits@lists.linaro.org

5 participants
12654 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-defconfig updated (6f382cd2 -> 86e0b948)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-defconfig in repository toolchain/ci/base-artifacts. discards 6f382cd2 0: update: binutils-gcc-linux: boot new 86e0b948 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6f382cd2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 432 +- 03-build_abe-binutils/console.log | 11781 ++++++++-------- 04-build_abe-stage1/console.log | 13001 +++++++++--------- 05-build_linux/console.log | 738 +- 06-boot_linux/console.log | 406 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 10 +- console.log | 26548 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 10 files changed, 26550 insertions(+), 26546 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig updated (dc4ba5be1bab -> d183c8e2647a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig in repository toolchain/ci/linux. from dc4ba5be1bab Linux 4.19.97 adds 3adc34ef8d47 ARM: dts: meson8: fix the size of the PMU registers adds d8a82587f62d clk: qcom: gcc-sdm845: Add missing flag to votable GDSCs adds 097145777c49 dt-bindings: reset: meson8b: fix duplicate reset IDs adds 8e1d9fc94960 ARM: dts: imx6q-dhcom: fix rtc compatible adds 5f047e38c60c clk: Don't try to enable critical clocks if prepare failed adds 7acabcf1a541 ASoC: msm8916-wcd-digital: Reset RX interpolation path after use adds e5d1fe944803 iio: buffer: align the size of scan bytes to size of the l [...] adds 69874bf1faf4 USB: serial: simple: Add Motorola Solutions TETRA MTP3xxx [...] adds 805083d10ace USB: serial: option: Add support for Quectel RM500Q adds cfb62fbcd8db USB: serial: opticon: fix control-message timeouts adds 845c8f493c12 USB: serial: option: add support for Quectel RM500Q in QDL mode adds 1b86caef6d48 USB: serial: suppress driver bind attributes adds 9b057d1268f2 USB: serial: ch341: handle unbound port at reset_resume adds 8dbc5ed3b0bf USB: serial: io_edgeport: handle unbound ports on URB completion adds d5f7cbcd3b5d USB: serial: io_edgeport: add missing active-port sanity check adds 655e0b391a03 USB: serial: keyspan: handle unbound ports adds 392950d7a9ae USB: serial: quatech2: handle unbound ports adds ac13a00acd3f scsi: fnic: fix invalid stack access adds 3dae5041c655 scsi: mptfusion: Fix double fetch bug in ioctl adds 0e3df2d7f188 ASoC: msm8916-wcd-analog: Fix selected events for MIC BIAS [...] adds 095fa8925029 ASoC: msm8916-wcd-analog: Fix MIC BIAS Internal1 adds 6a75df0c648d ARM: dts: imx6q-dhcom: Fix SGTL5000 VDDIO regulator connection adds e68bc5ef7dcb ALSA: dice: fix fallback from protocol extension into limi [...] adds 20f2e4c228c7 ALSA: seq: Fix racy access for queue timer in proc read adds aa7e8db2b0d1 ALSA: usb-audio: fix sync-ep altsetting sanity check adds c7d4d1ad9fbc arm64: dts: allwinner: a64: olinuxino: Fix SDIO supply regulator adds 8d9fd1f4aee0 Fix built-in early-load Intel microcode alignment adds a7f79052d1af block: fix an integer overflow in logical block size adds 991d8c73d53b ARM: dts: am571x-idk: Fix gpios property to have the corre [...] adds 87ca9aaf0c00 LSM: generalize flag passing to security_capable adds 21cd79a27ab4 ptrace: reintroduce usage of subjective credentials in ptr [...] adds ecd8db998718 usb: core: hub: Improved device recognition on remote wakeup adds 7e22f494a9eb x86/resctrl: Fix an imbalance in domain_remove_cpu() adds 4d83975502f3 x86/CPU/AMD: Ensure clearing of SME/SEV features is maintained adds 820ea0e533c2 x86/efistub: Disable paging at mixed mode entry adds 107fb2906db1 drm/i915: Add missing include file <linux/math64.h> adds bb8e8f427f63 x86/resctrl: Fix potential memory leak adds 7e4d65dede49 perf hists: Fix variable name's inconsistency in hists__fo [...] adds 8caa8b36f845 perf report: Fix incorrectly added dimensions as switch pe [...] adds a3071de25fbe mm/shmem.c: thp, shmem: fix conflict of above-47bit hint a [...] adds bc6030569ce1 mm: memcg/slab: call flush_memcg_workqueue() only if memcg [...] adds dab7dd712e3c btrfs: rework arguments of btrfs_unlink_subvol adds d110e93beb13 btrfs: fix invalid removal of root ref adds 3b5a4a18a762 btrfs: do not delete mismatched root refs adds 5bff4167f637 btrfs: fix memory leak in qgroup accounting adds ff86c5b68d62 mm/page-writeback.c: avoid potential division by zero in w [...] adds 16ba1ad0b9e8 ARM: dts: imx6qdl: Add Engicam i.Core 1.5 MX6 adds e37de85277ac ARM: dts: imx6q-icore-mipi: Use 1.5 version of i.Core MX6DL adds 0c49df9177f0 ARM: dts: imx7: Fix Toradex Colibri iMX7S 256MB NAND flash [...] adds 76a8497e126b net: stmmac: 16KB buffer must be 16 byte aligned adds 140e63d7fc48 net: stmmac: Enable 16KB buffer size adds 4765814bc186 mm/huge_memory.c: make __thp_get_unmapped_area static adds ee342a5b42c3 mm/huge_memory.c: thp: fix conflict of above-47bit hint ad [...] adds 85ec3591a500 arm64: dts: agilex/stratix10: fix pmu interrupt numbers adds 042a3a6d9384 bpf: Fix incorrect verifier simulation of ARSH under ALU32 adds 5205825195a1 cfg80211: fix deadlocks in autodisconnect work adds 8d6b96555fd8 cfg80211: fix memory leak in cfg80211_cqm_rssi_update adds ec4234e5dd66 cfg80211: fix page refcount issue in A-MSDU decap adds dcefdeff4de8 netfilter: fix a use-after-free in mtype_destroy() adds e3282417b91c netfilter: arp_tables: init netns pointer in xt_tgdtor_par [...] adds 6de941ce70cd netfilter: nft_tunnel: fix null-attribute check adds 1632efb3553b netfilter: nf_tables: remove WARN and add NLA_STRING upper limits adds 7ed065bd8a20 netfilter: nf_tables: store transaction list locally while [...] adds 8260ce5aeee4 netfilter: nf_tables: fix flowtable list del corruption adds c043fc7ce7e2 NFC: pn533: fix bulk-message timeout adds da319f060b85 batman-adv: Fix DAT candidate selection on little endian systems adds 37cf279748c7 macvlan: use skb_reset_mac_header() in macvlan_queue_xmit() adds 794e629c739d hv_netvsc: Fix memory leak when removing rndis device adds 0eb8f098a212 net: dsa: tag_qca: fix doubled Tx statistics adds 11235a3d7bfc net: hns: fix soft lockup when there is not enough memory adds 6dc2025f3cd9 net: usb: lan78xx: limit size of local TSO packets adds c91e8519c67d net/wan/fsl_ucc_hdlc: fix out of bounds write on array utdm_info adds 9dea9548290b ptp: free ptp device pin descriptors properly adds a0fa9c75631f r8152: add missing endpoint sanity check adds 34e855f998f7 tcp: fix marked lost packets not being retransmitted adds fd0d69bb3287 sh_eth: check sh_eth_cpu_data::dual_port when dumping registers adds 565389fc18eb mlxsw: spectrum: Wipe xstats.backlog of down ports adds 0fd18873a740 mlxsw: spectrum_qdisc: Include MC TCs in Qdisc counters adds 041497b65eb0 xen/blkfront: Adjust indentation in xlvbd_alloc_gendisk adds b23477d818a6 tcp: refine rule to allow EPOLLOUT generation under mem pressure adds 39ff82331d69 irqchip: Place CONFIG_SIFIVE_PLIC into the menu adds ec421a05e26e cw1200: Fix a signedness bug in cw1200_load_firmware() adds 9086713d34d8 arm64: dts: meson-gxl-s905x-khadas-vim: fix gpio-keys-polled node adds d2284ce1535e cfg80211: check for set_wiphy_params adds a31889a691a4 tick/sched: Annotate lockless access to last_jiffies_update adds 6e4efdd31e3d arm64: dts: marvell: Fix CP110 NAND controller node multi- [...] adds a5278ac54c19 Revert "arm64: dts: juno: add dma-ranges property" adds 5bebd8dbc521 mtd: devices: fix mchp23k256 read and write adds e9f3e2ef0114 drm/nouveau/bar/nv50: check bar1 vmm return value adds 3579293f6bac drm/nouveau/bar/gf100: ensure BAR is mapped adds 7b88ac504746 drm/nouveau/mmu: qualify vmm during dtor adds d28d607908c7 reiserfs: fix handling of -EOPNOTSUPP in reiserfs_for_each_xattr adds 097f5dfc96ce scsi: esas2r: unlock on error in esas2r_nvram_read_direct() adds e3c9310b6655 scsi: qla4xxx: fix double free bug adds 295a863b91fa scsi: bnx2i: fix potential use after free adds d27b78caf39d scsi: target: core: Fix a pr_debug() argument adds 216e517ca88d scsi: qla2xxx: Fix qla2x00_request_irqs() for MSI adds f78f18c34ef6 scsi: qla2xxx: fix rports not being mark as lost in sync f [...] adds 223dfefed32b scsi: core: scsi_trace: Use get_unaligned_be*() adds eaac3dc7be7b perf probe: Fix wrong address verification adds 8e94de44ea74 clk: sprd: Use IS_ERR() to validate the return value of sy [...] adds 0b7cd89c95b9 regulator: ab8500: Remove SYSCLKREQ from enum ab8505_regulator_id adds fbab36985981 hwmon: (pmbus/ibm-cffps) Switch LEDs to blocking brightness call adds d183c8e2647a Linux 4.19.98 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/arm/boot/dts/am571x-idk.dts | 2 +- arch/arm/boot/dts/imx6dl-icore-mipi.dts | 2 +- arch/arm/boot/dts/imx6q-dhcom-pdk2.dts | 2 +- arch/arm/boot/dts/imx6q-dhcom-som.dtsi | 2 +- arch/arm/boot/dts/imx6qdl-icore-1.5.dtsi | 34 ++++ arch/arm/boot/dts/imx7s-colibri.dtsi | 4 + arch/arm/boot/dts/meson8.dtsi | 2 +- .../boot/dts/allwinner/sun50i-a64-olinuxino.dts | 2 +- arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 8 +- .../dts/amlogic/meson-gxl-s905x-khadas-vim.dts | 4 +- arch/arm64/boot/dts/arm/juno-base.dtsi | 1 - arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 8 +- arch/x86/boot/compressed/head_64.S | 5 + arch/x86/kernel/cpu/amd.c | 4 +- arch/x86/kernel/cpu/intel_rdt.c | 2 +- arch/x86/kernel/cpu/intel_rdt_rdtgroup.c | 6 +- block/blk-settings.c | 2 +- drivers/block/xen-blkfront.c | 4 +- drivers/clk/clk.c | 10 +- drivers/clk/qcom/gcc-sdm845.c | 7 + drivers/clk/sprd/common.c | 2 +- drivers/gpu/drm/i915/selftests/i915_random.h | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/bar/gf100.c | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/bar/nv50.c | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmm.c | 2 +- drivers/hwmon/pmbus/ibm-cffps.c | 10 +- drivers/iio/industrialio-buffer.c | 6 +- drivers/irqchip/Kconfig | 4 +- drivers/md/dm-snap-persistent.c | 2 +- drivers/md/raid0.c | 2 +- drivers/message/fusion/mptctl.c | 213 +++++---------------- drivers/mtd/devices/mchp23k256.c | 20 +- drivers/net/ethernet/hisilicon/hns/hns_enet.c | 4 +- drivers/net/ethernet/mellanox/mlxsw/spectrum.c | 13 ++ .../net/ethernet/mellanox/mlxsw/spectrum_qdisc.c | 30 ++- drivers/net/ethernet/renesas/sh_eth.c | 38 ++-- drivers/net/ethernet/stmicro/stmmac/common.h | 5 +- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 4 +- drivers/net/hyperv/rndis_filter.c | 2 - drivers/net/macvlan.c | 5 +- drivers/net/usb/lan78xx.c | 1 + drivers/net/usb/r8152.c | 3 + drivers/net/wan/fsl_ucc_hdlc.c | 2 +- drivers/net/wireless/st/cw1200/fwio.c | 6 +- drivers/nfc/pn533/usb.c | 2 +- drivers/ptp/ptp_clock.c | 4 +- drivers/scsi/bnx2i/bnx2i_iscsi.c | 2 +- drivers/scsi/esas2r/esas2r_flash.c | 1 + drivers/scsi/fnic/vnic_dev.c | 20 +- drivers/scsi/qla2xxx/qla_init.c | 6 +- drivers/scsi/qla2xxx/qla_isr.c | 6 +- drivers/scsi/qla4xxx/ql4_mbx.c | 3 - drivers/scsi/scsi_trace.c | 113 ++++------- drivers/target/target_core_fabric_lib.c | 2 +- drivers/usb/core/hub.c | 1 + drivers/usb/serial/ch341.c | 6 +- drivers/usb/serial/io_edgeport.c | 16 +- drivers/usb/serial/keyspan.c | 4 + drivers/usb/serial/opticon.c | 2 +- drivers/usb/serial/option.c | 6 + drivers/usb/serial/quatech2.c | 6 + drivers/usb/serial/usb-serial-simple.c | 2 + drivers/usb/serial/usb-serial.c | 3 + firmware/Makefile | 2 +- fs/btrfs/inode.c | 73 +++---- fs/btrfs/qgroup.c | 6 +- fs/btrfs/root-tree.c | 10 +- fs/reiserfs/xattr.c | 8 +- include/dt-bindings/reset/amlogic,meson8b-reset.h | 6 +- include/linux/blkdev.h | 8 +- include/linux/lsm_hooks.h | 8 +- include/linux/regulator/ab8500.h | 2 - include/linux/security.h | 28 +-- include/linux/tnum.h | 2 +- kernel/bpf/tnum.c | 9 +- kernel/bpf/verifier.c | 13 +- kernel/capability.c | 22 ++- kernel/ptrace.c | 15 +- kernel/seccomp.c | 4 +- kernel/time/tick-sched.c | 14 +- mm/huge_memory.c | 38 ++-- mm/page-writeback.c | 4 +- mm/shmem.c | 7 +- mm/slab_common.c | 3 +- net/batman-adv/distributed-arp-table.c | 4 +- net/dsa/tag_qca.c | 3 - net/ipv4/netfilter/arp_tables.c | 19 +- net/ipv4/tcp.c | 6 +- net/ipv4/tcp_input.c | 7 +- net/netfilter/ipset/ip_set_bitmap_gen.h | 2 +- net/netfilter/nf_tables_api.c | 38 ++-- net/netfilter/nft_tunnel.c | 2 +- net/wireless/nl80211.c | 1 + net/wireless/rdev-ops.h | 4 + net/wireless/sme.c | 6 +- net/wireless/util.c | 2 +- security/apparmor/capability.c | 14 +- security/apparmor/include/capability.h | 2 +- security/apparmor/ipc.c | 3 +- security/apparmor/lsm.c | 4 +- security/apparmor/resource.c | 2 +- security/commoncap.c | 17 +- security/security.c | 14 +- security/selinux/hooks.c | 18 +- security/smack/smack_access.c | 2 +- sound/core/seq/seq_timer.c | 14 +- sound/firewire/dice/dice-extension.c | 5 +- sound/soc/codecs/msm8916-wcd-analog.c | 20 +- sound/soc/codecs/msm8916-wcd-digital.c | 6 + sound/usb/pcm.c | 2 +- tools/perf/builtin-report.c | 5 +- tools/perf/util/hist.h | 4 +- tools/perf/util/probe-finder.c | 32 +--- 114 files changed, 643 insertions(+), 594 deletions(-) create mode 100644 arch/arm/boot/dts/imx6qdl-icore-1.5.dtsi -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig updated (9570f1e5a61 -> 90c01357b81)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig in repository toolchain/ci/llvm-project. from 9570f1e5a61 [clangd] Do not duplicate TemplatedDecls in findExplicitReferences adds e727f39ec0b [LLD][ELF][ARM] Don't apply --fix-cortex-a8 to relocatable links. adds cdcc4f2a44b [AArch64][SVE] Add intrinsic for non-faulting loads adds c42fe24754f [lld/ELF] PR44498: Support input filename in double quote adds 3d7177acd75 [lldb/DWARF] Remove one more auto-dwo method adds 201c646b2b9 Remove extra ';' to fix Wpedantic. NFCI. adds 963f2681869 [X86][SSE] combineExtractWithShuffle - pull out repeated ex [...] adds 178562fb352 [mlir] Enable specifying verify on OpInterface adds 4460cb5bcd7 [mlir][spirv] Add lowering for composite std.constant. adds ecc7dae50c4 Extend misc-misplaced-const to detect using declarations as [...] adds 2accdb6ae19 [llvm-mca][NFC] Regenerate tests @HEAD. adds c784e5451b2 Use SelectionDAG::getShiftAmountConstant(). NFCI. adds 80656fd7aef [SelectionDAG] getShiftAmountConstant - assert the type is [...] adds c0f53ed8066 [InstCombine] add tests for fneg+fadd; NFC adds 64e95282012 AMDGPU: Fix missing immarg on llvm.amdgcn.interp.mov adds b94d3b9b77a AMDGPU/GlobalISel: RegBankSelect interp intrinsics adds e3b15ed376f Revert "Extend misc-misplaced-const to detect using declara [...] adds 4481eefbe84 [ASTImporter] Properly delete decls from SavedImportPaths adds 9c928649a08 AMDGPU: Fix interaction of tfe and d16 adds a722cbf77cc AMDGPU/GlobalISel: Handle atomic_inc/atomic_dec adds 70096ca111e AMDGPU/GlobalISel: Fix RegbankSelect for llvm.amdgcn.fmul.legacy adds e0f0d0e55cc [MachineScheduler] Allow clustering mem ops with complex addresses adds 4cf16efe497 [AArch64][SVE] Add patterns for unpredicated load/store to [...] adds 0b83e14804c [ARM] MVE Gather Scatter cost model tests. NFC adds e9c198278e2 [ARM] Basic gather scatter cost model adds dc69265eea8 [VE] setcc isel patterns adds 0ade2abdb01 [InstCombine] fneg(X + C) --> -C - X adds 968561bcdc3 Unconditionally enable lvalue function designators; NFC adds a174f0da62f AMDGPU/GlobalISel: Add pre-legalize combiner pass adds bcd91778fe7 AMDGPU: Do binop of select of constant fold in AMDGPUCodeGe [...] adds 2fe500ab5bb AMDGPU: Look through casted selects to constant fold bin ops adds e93e1b621c4 AMDGPU: Fix typo adds 83b67526d5c [VE] select and selectcc patterns adds 9dc9f7ca145 [lldb/Target] Sort CMakeLists (NFC) adds e3d352c5411 AMDGPU/GlobalISel: Fold constant offset vector extract indexes adds 04a151710e8 [mlir] Swap use of to_vector() with lookupValues() in LLVMI [...] adds 3524d4412cf AMDGPU/GlobalISel: Fix RegBankSelect for G_INSERT_VECTOR_ELT adds d1dbb5e4718 AMDGPU/GlobalISel: Select G_INSERT_VECTOR_ELT adds 3215f7c7a81 [compiler-rt] [builtins] Fix clear_cache_test to work with [...] adds 349f6bb873d [gn build] (manually) port a174f0da62f adds 52ec7379adf AMDGPU/GlobalISel: Fold add of constant into G_INSERT_VECTOR_ELT adds a14aa7dabde [X86][SSE] combineExtractWithShuffle - extract(bictcast(sca [...] adds 0cb274de397 [RISCV] Support ABI checking with per function target-features adds bb562d1af0e AMDGPU/GlobalISel: Keep G_BITCAST out of waterfall loop adds 0bf434ccd56 AMDGPU: Fix element size assertion adds a8ff6c0b097 [AArch64] Add test for DWARF return address signing adds ddbc728828c [PGO][PGSO] Update BFI in CodeGenPrepare::optimizeSelectInst. adds dd09ec1208b AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp8 adds c05f23e409a AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp adds fb8a3d18340 Regenerate test/CodeGen/ARM/vext.ll. NFC. adds 2d0fcf786c5 Precommit NFC part of DAGCombiner change. NFC. adds 45a4aaea7fd [NFC][XCOFF] Refactor Csect creation into TargetLoweringObjectFile adds 1192d7b2547 AMDGPU/GlobalISel: Handle 16-bank LDS llvm.amdgcn.interp.p1.f16 adds 300997c41a0 [AArch64] Don't rename registers with pseudo defs in Ld/St opt. adds fd98eccf984 [gn build] [win] produce symbolized stack frames in release [...] adds dfe9f130e07 Revert "Unconditionally enable lvalue function designators; NFC" adds 990acd450cf [scudo][standalone] Reduce Android region sizes to 128MB adds 5114d55dde4 [Flang] add some cmake code to allow for out-of-tree buildi [...] adds bfcfa53c3df Revert "[gn build] [win] produce symbolized stack frames in [...] adds cd470717d15 Revert "[DA][TTI][AMDGPU] Add option to select GPUDA with TTI" adds 58991ba7737 [ARM] Mark MVE loads/store as not having side effects adds 5340434c94c [X86][SSE] combineExtractWithShuffle - extract(bitcast(broa [...] adds 635cbef5056 [CMake][Fuchsia] Disable in-process cc1 adds 1e4764e1032 Add a comment about when we can remove this construct; NFC. adds c2a250e1c43 [Concepts] Fix bug when referencing function parameters in [...] adds 8f21acbf52b [gn build] reformat all build files again adds 90cfbb81674 Add LLVM_VALUE_FUNCTION to Optional::map(); NFC adds 1b8eab179db AMDGPU/R600: Emit rodata in text segment adds eec36909c18 [mlir] Add baseAttr to TypedArrayAttrBase. adds efb130fc930 [LoopDeletion] Teach LoopDeletion to preserve MemorySSA if [...] adds 8edf037aebd Add a bit of documentation on attribute spellings that were [...] adds 84c5f196370 Extend misc-misplaced-const to detect using declarations as [...] adds 38c68047b04 [SVE] Pass Scalable argument to VectorType::get in Bitcode Reader adds 363d27c871f [x86] fold vperm2x128 to concat of 128-bit high half vectors adds 8ded83ff7e0 [llvm-cov] Add support for -skip-functions to lcov adds 15f1d5d1442 [libFuzzer] Add INFO output when LLVMFuzzerCustomMutator is found. adds 7dc49f77ee5 R600: Fix failing testcase adds 89c8866c041 Convert AssertTrue( A == B) to AssertEqual(A, B) in TestObj [...] adds 31662e67e08 [lldb/Util] Fix lldb-repro now it doesn't take a path to lldb adds 536612df4b4 [lldb/Test] Use lit's capabilities to skip lldb-repro tests. adds 8401698fb57 [lldb/Reproducer] Correctly instrument enum values adds 90f58eaeff5 [ODRHash] Factor out functionality for CXXRecord ODR diagno [...] adds ed80c86c885 [PatternMatch] Add m_APInt/m_APFloat matchers accepting undef adds 68d7f06092e Clang] Fix expansion of response files in -Wp after integra [...] adds 9aa816a816b [PowerPC] Collect some CallLowering arguments into a struct. [NFC] adds efba7ed05e5 [PatternMatch] Make m_c_ICmp swap the predicate (PR42801) adds f55b033c028 [TestStdModuleSysroot] Only run locally. adds 5bb8d28e61c [mlir][Linalg] Add tensor support to Linalg EDSC Builders adds 16b9410caa3 [X86] Cast to __v4hi instead of __m64 in the implementation [...] adds 80c34f94acd [InstCombine] Add test for PR44529; NFC adds 0b83c5a78fa [InstCombine] Combine neg of shl of sub (PR44529) adds b32013baec1 [www] Update cxx_status page to list changes on the Clang 1 [...] adds 4c2b0a63661 [lldb/Utility] Don't forward directories to the file collector adds 6ae61f7675d [lldb/Test] Skip script interpreter tests reading from stdi [...] adds 6baf31b7c1e [LoopIdiomRecognize] Reduce variable scope. [NFCI] adds b5b6126d97e [IndVarSimplify] Cleanup spaces and reduce variable scope [NFCI] adds 1f45914b428 Embed a zero-length /dev/null in darwin-debug for the speci [...] adds 0e9374e3740 [nfc][libomptarget] Remove SHARED annotation from local variables adds df839cfda09 [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds 4751e4f8c24 Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and C [...] adds c4144caf9b8 [lldb/Reproducer] Disable buffering of stdout during replay adds adc4faf532b [IndVarSimplify] Teach IndVarSimplify to preserve MemorySSA. adds 39ae86ab72d [AArch64TTI] AArch64 supports NT vector stores through STNP. adds 83a093b8ecc [lldb/Reproducer] Mark some driver tests as unsupported fo [...] adds d42baff45d9 Replace old-style cast of null pointer with nullptr adds 9be5c135388 [lldb/Test] Add check-lldb-repro target adds 9b5a9f2fab1 [lldb/Test] Fix type in add_lit_testsuite adds 48490e3247a [lldb/Docs] Document testing strategies for the reproducers adds 3f5976c97db [RISCV] Fix evaluating %pcrel_lo against global and weak symbols adds cf2b498d284 [llvm/Transforms] Fix warning: private field 'MSSA' is not used adds ddfe8751b16 [test] Fix lld/test/ELF/riscv-pcrel-hilo-error.s after D73211 adds f14f2a85680 [LV] Fix predication for branches with matching true and fa [...] adds 4d14772f5c2 AMDGPU/GlobalISel: Remove redundant or patterns adds e0502563778 AMDGPU/GlobalISel: Fix generated wave64 checks adds 45f630d729e [libcxx] [test] Don't assert that moved-from containers wit [...] adds 53a28bd8917 [LICM] NFC. Remove AST caching infrastructure adds 5e017c12d22 [DWARF] Allow empty address range tables. adds dcff3961c2d [DWARF] Return Error from DWARFDebugArangeSet::extract(). adds d6f39cfed06 [DWARF] Make dwarf::getUnitLengthFieldByteSize() constexpr. NFC. adds a0f367f792a [DWARF] Make dwarf::getDwarfOffsetByteSize() a free function. NFC. adds 6332990721d [DWARF] Support DWARF64 in DWARFDebugArangeSet. adds ed9851a0a68 [DWARF] Better detect errors in Address Range Tables. adds 1b15965932c [gn build] Port dcff3961c2d adds 15ac7277143 Fix build bot failures. adds 6fc9e601494 NFC. Remove obsolete SimpleAnalysis infrastructure adds 66007664531 NFC. Add PR44320 IR test case. adds 1db1b8b8b35 [lldb/Test] Don't add a check-* target as dependency in add [...] adds 0e3ae353a47 [Concepts] Profile TypeConstraints in ProfileTemplateParameterList adds 5a9ef6c15f3 [DWARF] Support 64-bit DWARF in .debug_pubnames and similar [...] adds c985e7b07db Revert "[Concepts] Profile TypeConstraints in ProfileTempla [...] adds 62c221b5090 [Concepts] Profile TypeConstraints in ProfileTemplateParameterList adds 99960de7414 [DWARF] Get rid of DWARFDebugNames::HeaderPOD. NFC. adds 8306f55bfa2 [DWARF] Eliminate the DWARFDebugNames::Header::Padding field. adds 4a8dbc617d0 [SSAUpdater] Don't call ValueIsRAUWd upon single use replacement adds 9dbc1ab2326 [LLD][COFF] Enable linking of __declspec(selectany) symbols [...] adds 6d2510d30a0 [llvm-exegesis] Restrict to allowed back-to-back instructio [...] adds 6e3b0cc2fb9 [lldb][NFC] Rename ClangASTContext to TypeSystemClang adds 46acce42b32 [Object][test] - Remove readobj-elf-versioning.test and sup [...] adds 5f6ff716417 [llvm-readobj][test] - Add a check for --dyn-syms. adds 4662f6e1c77 [test] Avoid loop-unroll.c test getting confused by fadd in [...] adds a1e0b53490a [lldb][NFC] Delete empty file source/Host/linux/ProcessLaun [...] adds 5c02fe1faab Revert "[Concepts] Placeholder constraints and abbreviated [...] new 04fd2041561 [llvm-exegesis] Allow the randomizer to fail nicely... new 90c01357b81 [mlir] Shrink-wrap anonymous namespaces around the classes [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../bugprone/ReservedIdentifierCheck.cpp | 2 +- .../clang-tidy/misc/MisplacedConstCheck.cpp | 38 +- .../clang-tidy/checks/misc-misplaced-const.rst | 21 +- .../clang-tidy/checkers/misc-misplaced-const.c | 6 +- .../clang-tidy/checkers/misc-misplaced-const.cpp | 58 +- clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/docs/InternalsManual.rst | 12 +- clang/include/clang/AST/ASTContext.h | 7 +- clang/include/clang/AST/ASTNodeTraverser.h | 4 +- clang/include/clang/AST/DeclTemplate.h | 43 +- clang/include/clang/AST/PropertiesBase.td | 2 - clang/include/clang/AST/RecursiveASTVisitor.h | 14 +- clang/include/clang/AST/TemplateBase.h | 7 +- clang/include/clang/AST/Type.h | 74 +- clang/include/clang/AST/TypeLoc.h | 138 +- clang/include/clang/AST/TypeProperties.td | 11 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 2 - clang/include/clang/Basic/DiagnosticSemaKinds.td | 12 +- clang/include/clang/Driver/Driver.h | 2 +- clang/include/clang/Sema/DeclSpec.h | 72 +- clang/include/clang/Sema/Scope.h | 6 - clang/include/clang/Sema/ScopeInfo.h | 20 +- clang/include/clang/Sema/Sema.h | 47 +- clang/lib/AST/ASTContext.cpp | 152 +- clang/lib/AST/ASTImporter.cpp | 22 +- clang/lib/AST/ASTStructuralEquivalence.cpp | 26 +- clang/lib/AST/DeclTemplate.cpp | 50 +- clang/lib/AST/ODRHash.cpp | 7 - clang/lib/AST/TemplateBase.cpp | 2 +- clang/lib/AST/TextNodeDumper.cpp | 5 - clang/lib/AST/Type.cpp | 36 +- clang/lib/AST/TypeLoc.cpp | 95 - clang/lib/AST/TypePrinter.cpp | 29 +- clang/lib/Headers/xmmintrin.h | 4 +- clang/lib/Parse/ParseCXXInlineMethods.cpp | 4 +- clang/lib/Parse/ParseDecl.cpp | 73 +- clang/lib/Parse/ParseDeclCXX.cpp | 2 - clang/lib/Parse/ParseTemplate.cpp | 5 +- clang/lib/Parse/ParseTentative.cpp | 21 - clang/lib/Parse/Parser.cpp | 24 - clang/lib/Sema/DeclSpec.cpp | 9 - clang/lib/Sema/Sema.cpp | 15 - clang/lib/Sema/SemaDecl.cpp | 39 +- clang/lib/Sema/SemaDeclCXX.cpp | 47 - clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaTemplate.cpp | 190 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 77 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 16 +- clang/lib/Sema/SemaType.cpp | 229 +- clang/lib/Sema/TreeTransform.h | 137 +- clang/lib/Serialization/ASTReader.cpp | 1439 +++++++------ clang/lib/Serialization/ASTReaderDecl.cpp | 22 +- clang/lib/Serialization/ASTWriter.cpp | 12 - clang/lib/Serialization/ASTWriterDecl.cpp | 4 - .../AST/ast-dump-record-definition-data-json.cpp | 57 +- clang/test/CXX/dcl/dcl.fct/p17.cpp | 260 --- .../CXX/dcl/dcl.spec/dcl.type/dcl.spec.auto/p6.cpp | 44 - .../expr.prim.lambda.closure/p3.cpp | 6 +- .../temp.constr.constr/partial-specializations.cpp | 17 + clang/test/CXX/temp/temp.param/p10-2a.cpp | 25 +- clang/test/CodeGen/loop-unroll.c | 2 + clang/test/Driver/Wp-args.c | 10 + .../Parser/cxx2a-placeholder-type-constraint.cpp | 26 - clang/test/SemaCXX/cxx1y-generic-lambdas.cpp | 2 +- .../SemaTemplate/instantiate-requires-clause.cpp | 10 + .../ms-delayed-default-template-args.cpp | 3 +- clang/tools/driver/driver.cpp | 22 +- clang/www/cxx_dr_status.html | 8 +- clang/www/cxx_status.html | 38 +- clang/www/make_cxx_dr_status | 12 +- compiler-rt/lib/fuzzer/FuzzerDriver.cpp | 5 +- .../lib/scudo/standalone/allocator_config.h | 8 +- compiler-rt/test/builtins/Unit/clear_cache_test.c | 47 +- compiler-rt/test/fuzzer/fuzzer-custommutator.test | 2 + libcxx/src/locale.cpp | 4 +- .../associative/map/map.cons/move_assign.pass.cpp | 2 +- .../multimap/multimap.cons/move_assign.pass.cpp | 2 +- .../multiset/multiset.cons/move_assign.pass.cpp | 2 +- .../associative/set/set.cons/move_assign.pass.cpp | 2 +- .../sequences/vector.bool/assign_move.pass.cpp | 2 +- lld/COFF/InputFiles.cpp | 11 + lld/Common/Strings.cpp | 26 +- lld/ELF/Driver.cpp | 3 +- lld/ELF/LinkerScript.h | 2 +- lld/ELF/ScriptParser.cpp | 17 +- lld/ELF/SymbolTable.cpp | 2 +- lld/include/lld/Common/Strings.h | 46 +- lld/test/COFF/comdat-gcc-compatibility.s | 13 + lld/test/ELF/arm-fix-cortex-a8-recognize.s | 10 + lld/test/ELF/linkerscript/filename-spec.s | 4 +- lld/test/ELF/riscv-pcrel-hilo-error.s | 6 + lldb/docs/resources/reproducers.rst | 25 + lldb/include/lldb/Host/FileSystem.h | 1 + lldb/include/lldb/Symbol/ClangASTImporter.h | 4 +- .../lldb/Symbol/ClangExternalASTSourceCallbacks.h | 8 +- lldb/include/lldb/Symbol/CompilerDeclContext.h | 2 +- lldb/include/lldb/Symbol/CompilerType.h | 2 +- lldb/include/lldb/Symbol/TypeSystem.h | 2 +- .../{ClangASTContext.h => TypeSystemClang.h} | 70 +- .../lldb/Utility/ReproducerInstrumentation.h | 11 +- lldb/include/lldb/lldb-forward.h | 4 +- .../sysroot/TestStdModuleSysroot.py | 1 + .../test/lang/c/enum_types/TestEnumTypes.py | 2 +- .../lang/objc/objc-stepping/TestObjCStepping.py | 54 +- lldb/source/API/SystemInitializerFull.cpp | 6 +- lldb/source/Core/ValueObject.cpp | 4 +- lldb/source/Host/common/FileSystem.cpp | 12 +- lldb/source/Host/linux/ProcessLauncherLinux.cpp | 0 .../Plugins/ABI/SysV-ppc64/ABISysV_ppc64.cpp | 8 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 6 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 6 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 6 +- .../Clang/ASTResultSynthesizer.cpp | 4 +- .../ExpressionParser/Clang/ClangASTSource.cpp | 38 +- .../ExpressionParser/Clang/ClangASTSource.h | 8 +- .../ExpressionParser/Clang/ClangDeclVendor.cpp | 2 +- .../Clang/ClangExpressionDeclMap.cpp | 42 +- .../Clang/ClangExpressionDeclMap.h | 8 +- .../Clang/ClangExpressionParser.cpp | 4 +- .../ExpressionParser/Clang/ClangExpressionParser.h | 2 +- .../ExpressionParser/Clang/ClangFunctionCaller.cpp | 2 +- .../Clang/ClangModulesDeclVendor.cpp | 12 +- .../Clang/ClangPersistentVariables.cpp | 4 +- .../Clang/ClangPersistentVariables.h | 6 +- .../ExpressionParser/Clang/ClangUserExpression.cpp | 14 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 12 +- .../Plugins/Language/CPlusPlus/BlockPointer.cpp | 8 +- .../Plugins/Language/CPlusPlus/CxxStringTypes.cpp | 2 +- lldb/source/Plugins/Language/CPlusPlus/LibCxx.cpp | 10 +- .../Plugins/Language/CPlusPlus/LibCxxBitset.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxList.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxMap.cpp | 6 +- .../Language/CPlusPlus/LibCxxUnorderedMap.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 2 +- lldb/source/Plugins/Language/ObjC/CF.cpp | 2 +- lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSArray.cpp | 8 +- lldb/source/Plugins/Language/ObjC/NSDictionary.cpp | 12 +- lldb/source/Plugins/Language/ObjC/NSError.cpp | 6 +- lldb/source/Plugins/Language/ObjC/NSException.cpp | 4 +- lldb/source/Plugins/Language/ObjC/NSIndexPath.cpp | 4 +- lldb/source/Plugins/Language/ObjC/NSSet.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSString.cpp | 4 +- lldb/source/Plugins/Language/ObjC/ObjCLanguage.cpp | 2 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 2 +- .../ItaniumABI/ItaniumABILanguageRuntime.cpp | 12 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.h | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 12 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 10 +- .../AppleObjCTrampolineHandler.cpp | 12 +- .../AppleObjCTypeEncodingParser.cpp | 26 +- .../AppleObjCRuntime/AppleObjCTypeEncodingParser.h | 16 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.cpp | 8 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.h | 4 +- .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 8 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 88 +- .../Plugins/SymbolFile/DWARF/DWARFASTParserClang.h | 10 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfo.cpp | 2 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 3 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 102 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 7 + .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 14 +- .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 6 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 4 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 12 +- .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 52 +- lldb/source/Plugins/SymbolFile/PDB/PDBASTParser.h | 6 +- .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 36 +- .../MacOSX/AppleGetItemInfoHandler.cpp | 4 +- .../MacOSX/AppleGetPendingItemsHandler.cpp | 8 +- .../SystemRuntime/MacOSX/AppleGetQueuesHandler.cpp | 8 +- .../MacOSX/AppleGetThreadItemInfoHandler.cpp | 8 +- .../SystemRuntime/MacOSX/SystemRuntimeMacOSX.cpp | 18 +- lldb/source/Symbol/CMakeLists.txt | 2 +- lldb/source/Symbol/ClangASTImporter.cpp | 30 +- .../Symbol/ClangExternalASTSourceCallbacks.cpp | 2 +- lldb/source/Symbol/ClangUtil.cpp | 4 +- lldb/source/Symbol/CxxModuleHandler.cpp | 4 +- lldb/source/Symbol/Type.cpp | 2 +- .../{ClangASTContext.cpp => TypeSystemClang.cpp} | 600 +++--- lldb/source/Target/CMakeLists.txt | 4 +- lldb/source/Utility/ReproducerInstrumentation.cpp | 5 + lldb/test/Shell/CMakeLists.txt | 15 + lldb/test/Shell/Driver/LocalLLDBInit.test | 2 + lldb/test/Shell/Driver/TestCore.test | 2 + lldb/test/Shell/Driver/TestFile.test | 2 + lldb/test/Shell/Driver/TestRepl.test | 2 + lldb/test/Shell/Process/TestEnvironment.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode-30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCodeHexA.test | 1 + lldb/test/Shell/Reproducer/lit.local.cfg | 2 +- .../test/Shell/ScriptInterpreter/Lua/bindings.test | 2 + .../Lua/convenience_variables.test | 1 + .../Shell/ScriptInterpreter/Python/crashlog.test | 1 + .../Python/scripted_breakpoint.test | 1 + lldb/test/Shell/lit.cfg.py | 2 +- lldb/tools/darwin-debug/CMakeLists.txt | 2 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 6 +- lldb/tools/lldb-test/lldb-test.cpp | 14 +- .../Expression/ClangExpressionDeclMapTest.cpp | 6 +- lldb/unittests/Symbol/CMakeLists.txt | 2 +- lldb/unittests/Symbol/TestClangASTImporter.cpp | 18 +- lldb/unittests/Symbol/TestLineEntry.cpp | 4 +- ...ClangASTContext.cpp => TestTypeSystemClang.cpp} | 138 +- .../SymbolFile/DWARF/DWARFASTParserClangTests.cpp | 4 +- .../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 4 +- .../SymbolFile/PDB/SymbolFilePDBTests.cpp | 24 +- .../TestingSupport/Symbol/ClangTestUtils.h | 20 +- lldb/utils/lldb-repro/lldb-repro.py | 14 +- llvm/include/llvm/ADT/Optional.h | 2 +- .../llvm/Analysis/LegacyDivergenceAnalysis.h | 3 +- llvm/include/llvm/Analysis/LoopPass.h | 39 - llvm/include/llvm/Analysis/MemoryLocation.h | 7 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 6 - .../llvm/Analysis/TargetTransformInfoImpl.h | 2 - llvm/include/llvm/BinaryFormat/Dwarf.h | 19 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 2 - llvm/include/llvm/CodeGen/TargetInstrInfo.h | 22 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + .../llvm/DebugInfo/DWARF/DWARFAcceleratorTable.h | 19 +- .../llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 9 +- .../llvm/DebugInfo/DWARF/DWARFDebugPubTable.h | 4 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 8 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/IR/PatternMatch.h | 59 +- llvm/include/llvm/MC/MCAsmBackend.h | 8 + llvm/include/llvm/MC/MCFixupKindInfo.h | 5 +- llvm/include/llvm/MC/MCObjectFileInfo.h | 6 + llvm/include/llvm/Support/Compiler.h | 3 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 21 + llvm/include/llvm/Transforms/Utils/LoopUtils.h | 7 +- llvm/lib/Analysis/InstructionSimplify.cpp | 6 - llvm/lib/Analysis/LegacyDivergenceAnalysis.cpp | 9 +- llvm/lib/Analysis/Loads.cpp | 4 +- llvm/lib/Analysis/LoopPass.cpp | 37 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 - llvm/lib/Analysis/ValueTracking.cpp | 4 - llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 12 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 9 + llvm/lib/CodeGen/MachineScheduler.cpp | 69 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 37 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 10 +- llvm/lib/CodeGen/TargetInstrInfo.cpp | 12 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 30 + llvm/lib/DebugInfo/DWARF/DWARFAcceleratorTable.cpp | 18 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDebugArangeSet.cpp | 216 +- llvm/lib/DebugInfo/DWARF/DWARFDebugAranges.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFDebugPubTable.cpp | 17 +- llvm/lib/MC/MCAssembler.cpp | 7 + llvm/lib/MC/MCObjectFileInfo.cpp | 7 + llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 19 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 113 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 3 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 64 +- llvm/lib/Target/AArch64/AArch64InstrInfo.h | 11 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 7 + .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 13 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 81 + .../Target/AArch64/AArch64TargetTransformInfo.h | 18 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 15 +- llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h | 1 + llvm/lib/Target/AMDGPU/AMDGPU.h | 4 + llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 80 + llvm/lib/Target/AMDGPU/AMDGPUCombine.td | 15 + llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 10 +- .../Target/AMDGPU/AMDGPUGenRegisterBankInfo.def | 15 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 153 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 20 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 4 + .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 149 ++ llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 202 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 7 + .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 10 - llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 1 - llvm/lib/Target/AMDGPU/CMakeLists.txt | 3 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 153 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 131 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 16 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 20 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 13 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 2 + llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 61 + llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 + llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 13 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.h | 9 +- llvm/lib/Target/Lanai/LanaiInstrInfo.cpp | 13 +- llvm/lib/Target/Lanai/LanaiInstrInfo.h | 9 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 82 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 266 ++- llvm/lib/Target/PowerPC/PPCISelLowering.h | 38 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 13 + .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp | 97 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 14 +- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp | 69 +- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h | 7 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 14 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp | 11 +- llvm/lib/Target/VE/VEISelLowering.cpp | 2 +- llvm/lib/Target/VE/VEInstrInfo.td | 411 +++- llvm/lib/Target/X86/X86ISelLowering.cpp | 80 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 10 +- llvm/lib/Target/X86/X86InstrInfo.h | 9 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 8 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 5 - .../Transforms/InstCombine/InstCombineCompares.cpp | 56 +- .../Transforms/InstCombine/InstCombineInternal.h | 1 + .../InstCombine/InstructionCombining.cpp | 17 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 103 +- llvm/lib/Transforms/Scalar/LICM.cpp | 117 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 22 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 8 - llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 4 - llvm/lib/Transforms/Utils/LoopUtils.cpp | 37 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 5 - llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 2 +- .../CostModel/ARM/mve-gather-scatter-cost.ll | 511 +++++ llvm/test/Bitcode/vscale-round-trip.ll | 49 + .../sign-return-address-cfi-negate-ra-state.ll | 35 + llvm/test/CodeGen/AArch64/spillfill-sve.ll | 189 ++ .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 33 + .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 182 ++ .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 194 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 2181 ++++++++++++++++++++ .../GlobalISel/inst-select-extract-vector-elt.mir | 72 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 626 ++++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 8 +- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll | 1824 ++++++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 1928 +++++++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i64.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll | 116 ++ .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 72 + .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll | 1 + .../GlobalISel/regbankselect-amdgcn.atomic.dec.mir | 80 - .../GlobalISel/regbankselect-amdgcn.atomic.inc.mir | 80 - .../regbankselect-amdgcn.fmul.legacy.mir | 66 + .../GlobalISel/regbankselect-amdgcn.interp.mov.mir | 39 + .../regbankselect-amdgcn.interp.p1.f16.mir | 43 + .../GlobalISel/regbankselect-amdgcn.interp.p1.mir | 79 + .../regbankselect-amdgcn.interp.p2.f16.mir | 49 + .../GlobalISel/regbankselect-amdgcn.interp.p2.mir | 48 + .../regbankselect-extract-vector-elt.mir | 112 +- .../GlobalISel/regbankselect-insert-vector-elt.mir | 165 +- .../amdgpu-codegenprepare-fold-binop-select.ll | 494 +++++ llvm/test/CodeGen/AMDGPU/dagcombine-select.ll | 21 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 6 + llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll | 410 ++++ .../CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- .../CodeGen/AMDGPU/select-fabs-fneg-extract.ll | 4 +- llvm/test/CodeGen/ARM/vext.ll | 42 +- .../CodeGen/RISCV/subtarget-features-std-ext.ll | 11 +- .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 2 +- llvm/test/CodeGen/VE/max.ll | 199 ++ llvm/test/CodeGen/VE/min.ll | 199 ++ llvm/test/CodeGen/VE/select.ll | 57 + llvm/test/CodeGen/VE/selectccf32.ll | 217 ++ llvm/test/CodeGen/VE/selectccf32c.ll | 116 ++ llvm/test/CodeGen/VE/selectccf32i.ll | 241 +++ llvm/test/CodeGen/VE/selectccf64.ll | 189 ++ llvm/test/CodeGen/VE/selectccf64c.ll | 102 + llvm/test/CodeGen/VE/selectccf64i.ll | 201 ++ llvm/test/CodeGen/VE/selectcci32.ll | 197 ++ llvm/test/CodeGen/VE/selectcci32c.ll | 116 ++ llvm/test/CodeGen/VE/selectcci32i.ll | 211 ++ llvm/test/CodeGen/VE/selectcci64.ll | 169 ++ llvm/test/CodeGen/VE/selectcci64c.ll | 102 + llvm/test/CodeGen/VE/selectcci64i.ll | 183 ++ llvm/test/CodeGen/VE/setccf32.ll | 187 ++ llvm/test/CodeGen/VE/setccf32i.ll | 211 ++ llvm/test/CodeGen/VE/setccf64.ll | 187 ++ llvm/test/CodeGen/VE/setccf64i.ll | 199 ++ llvm/test/CodeGen/VE/setcci32.ll | 121 ++ llvm/test/CodeGen/VE/setcci32i.ll | 131 ++ llvm/test/CodeGen/VE/setcci64.ll | 121 ++ llvm/test/CodeGen/VE/setcci64i.ll | 131 ++ llvm/test/CodeGen/X86/2011-10-19-LegelizeLoad.ll | 20 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 211 +- llvm/test/CodeGen/X86/cmov-into-branch.ll | 25 + llvm/test/CodeGen/X86/oddsubvector.ll | 94 +- llvm/test/CodeGen/X86/scalar_widen_div.ll | 20 +- llvm/test/CodeGen/X86/vector-idiv-v2i32.ll | 36 +- llvm/test/CodeGen/X86/x86-interleaved-access.ll | 114 +- llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s | 86 + llvm/test/DebugInfo/X86/dwarfdump-debug-names.s | 2 - llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s | 26 + llvm/test/MC/RISCV/pcrel-fixups.s | 74 +- llvm/test/MC/RISCV/pcrel-lo12-invalid.s | 2 + llvm/test/MC/RISCV/rv32i-aliases-valid.s | 7 +- llvm/test/MC/RISCV/rv32i-valid.s | 7 +- llvm/test/MC/RISCV/rv64i-aliases-valid.s | 8 +- llvm/test/Object/Inputs/elf-versioning-test.i386 | Bin 4832 -> 0 bytes llvm/test/Object/Inputs/elf-versioning-test.x86_64 | Bin 5200 -> 0 bytes llvm/test/Object/Inputs/elfver.S | 31 - llvm/test/Object/Inputs/elfver.script | 10 - llvm/test/Object/readobj-elf-versioning.test | 46 - llvm/test/ObjectYAML/MachO/DWARF-debug_abbrev.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-debug_str.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-pubsections.yaml | 12 - .../MachO/DWARF2-AddrSize8-FormValues.yaml | 12 - .../test/ObjectYAML/MachO/DWARF5-abbrevValues.yaml | 12 - llvm/test/Transforms/InstCombine/fneg.ll | 126 ++ llvm/test/Transforms/InstCombine/sub.ll | 42 + llvm/test/Transforms/LCSSA/pr44320.ll | 55 + .../AArch64/nontemporal-load-store.ll | 259 +++ .../LoopVectorize/pr44488-predication.ll | 79 + llvm/test/Verifier/AMDGPU/intrinsic-immarg.ll | 18 +- .../test/tools/llvm-cov/export_functions-lcov.test | 8 + .../tools/llvm-dwarfdump/X86/debug_aranges-error.s | 21 + .../llvm-mca/X86/Znver2/partial-reg-update-2.s | 1 + .../llvm-mca/X86/Znver2/partial-reg-update-3.s | 7 +- .../llvm-mca/X86/Znver2/partial-reg-update-4.s | 11 +- .../llvm-mca/X86/Znver2/partial-reg-update-5.s | 10 +- .../llvm-mca/X86/Znver2/partial-reg-update-6.s | 30 +- .../llvm-mca/X86/Znver2/partial-reg-update-7.s | 1 + .../tools/llvm-mca/X86/Znver2/partial-reg-update.s | 1 + .../test/tools/llvm-mca/X86/Znver2/resources-adx.s | 17 +- .../test/tools/llvm-mca/X86/Znver2/resources-aes.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-avx2.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-clzero.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-cmov.s | 98 +- .../test/tools/llvm-mca/X86/Znver2/resources-fma.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-fsgsbase.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-lzcnt.s | 2 +- .../test/tools/llvm-mca/X86/Znver2/resources-mmx.s | 98 +- .../tools/llvm-mca/X86/Znver2/resources-mwaitx.s | 6 +- .../tools/llvm-mca/X86/Znver2/resources-popcnt.s | 12 +- .../test/tools/llvm-mca/X86/Znver2/resources-sha.s | 12 +- .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 130 +- .../tools/llvm-mca/X86/Znver2/resources-sse2.s | 268 +-- .../tools/llvm-mca/X86/Znver2/resources-sse3.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-sse41.s | 92 +- .../tools/llvm-mca/X86/Znver2/resources-sse42.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-sse4a.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-ssse3.s | 40 +- .../tools/llvm-mca/X86/Znver2/resources-x86_32.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 20 +- .../test/tools/llvm-mca/X86/Znver2/resources-x87.s | 130 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 10 +- .../obj2yaml/macho-DWARF-debug_aranges-error.yaml} | 32 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 14 +- llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp | 9 + llvm/tools/llvm-exegesis/lib/RegisterAliasing.h | 3 + .../llvm-exegesis/lib/SerialSnippetGenerator.cpp | 5 +- llvm/tools/llvm-exegesis/lib/SnippetGenerator.cpp | 51 +- llvm/tools/llvm-exegesis/lib/SnippetGenerator.h | 6 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 24 - llvm/tools/llvm-exegesis/lib/Target.h | 16 +- llvm/tools/llvm-exegesis/lib/X86/Target.cpp | 17 +- llvm/tools/obj2yaml/dwarf2yaml.cpp | 14 +- llvm/tools/obj2yaml/macho2yaml.cpp | 14 +- llvm/tools/obj2yaml/obj2yaml.cpp | 2 +- llvm/tools/obj2yaml/obj2yaml.h | 4 +- llvm/unittests/DebugInfo/DWARF/CMakeLists.txt | 1 + .../DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp | 192 ++ llvm/unittests/IR/PatternMatch.cpp | 74 + llvm/unittests/Target/ARM/MachineInstrTest.cpp | 86 + .../llvm-exegesis/X86/SnippetGeneratorTest.cpp | 11 + .../clang-tools-extra/clangd/test/BUILD.gn | 3 +- .../gn/secondary/clang-tools-extra/test/BUILD.gn | 3 +- llvm/utils/gn/secondary/clang/test/BUILD.gn | 3 +- .../gn/secondary/compiler-rt/test/hwasan/BUILD.gn | 3 +- llvm/utils/gn/secondary/lld/test/BUILD.gn | 3 +- .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 11 + llvm/utils/gn/secondary/llvm/test/BUILD.gn | 3 +- .../llvm/unittests/DebugInfo/DWARF/BUILD.gn | 1 + .../gn/secondary/llvm/utils/benchmark/BUILD.gn | 4 +- mlir/CMakeLists.txt | 34 +- mlir/cmake/modules/AddMLIR.cmake | 27 + mlir/cmake/modules/CMakeLists.txt | 67 + mlir/docs/OpDefinitions.md | 4 + mlir/include/mlir/Analysis/InferTypeOpInterface.h | 8 +- mlir/include/mlir/Analysis/InferTypeOpInterface.td | 4 + mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 54 +- mlir/include/mlir/EDSC/Builders.h | 1 + mlir/include/mlir/IR/OpBase.td | 8 +- mlir/include/mlir/TableGen/OpInterfaces.h | 3 + mlir/lib/Analysis/InferTypeOpInterface.cpp | 14 + mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 6 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 47 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 3 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 29 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 6 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 34 + mlir/lib/TableGen/OpInterfaces.cpp | 6 + .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 12 + mlir/test/EDSC/builder-api-test.cpp | 43 + mlir/test/lib/TestDialect/TestPatterns.cpp | 20 - mlir/test/mlir-tblgen/llvm-intrinsics.td | 1 + mlir/test/mlir-tblgen/return-types.mlir | 2 - mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 6 +- mlir/tools/mlir-tblgen/OpInterfacesGen.cpp | 14 + .../deviceRTLs/common/src/reduction.cu | 6 +- 501 files changed, 20711 insertions(+), 6300 deletions(-) delete mode 100644 clang/test/CXX/dcl/dcl.fct/p17.cpp delete mode 100644 clang/test/CXX/dcl/dcl.spec/dcl.type/dcl.spec.auto/p6.cpp delete mode 100644 clang/test/Parser/cxx2a-placeholder-type-constraint.cpp create mode 100644 lld/test/COFF/comdat-gcc-compatibility.s rename lldb/include/lldb/Symbol/{ClangASTContext.h => TypeSystemClang.h} (95%) delete mode 100644 lldb/source/Host/linux/ProcessLauncherLinux.cpp rename lldb/source/Symbol/{ClangASTContext.cpp => TypeSystemClang.cpp} (94%) rename lldb/unittests/Symbol/{TestClangASTContext.cpp => TestTypeSystemClang.cpp} (85%) create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUCombine.td create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp create mode 100644 llvm/test/Analysis/CostModel/ARM/mve-gather-scatter-cost.ll create mode 100644 llvm/test/Bitcode/vscale-round-trip.ll create mode 100644 llvm/test/CodeGen/AArch64/sign-return-address-cfi-negate-ra-state.ll create mode 100644 llvm/test/CodeGen/AArch64/spillfill-sve.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-loads-nf.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-insert-vector-elt.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fmul.l [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p1.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p2.mir create mode 100644 llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-fold-binop-select.ll create mode 100644 llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll create mode 100644 llvm/test/CodeGen/VE/max.ll create mode 100644 llvm/test/CodeGen/VE/min.ll create mode 100644 llvm/test/CodeGen/VE/select.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32i.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64i.ll create mode 100644 llvm/test/CodeGen/VE/setccf32.ll create mode 100644 llvm/test/CodeGen/VE/setccf32i.ll create mode 100644 llvm/test/CodeGen/VE/setccf64.ll create mode 100644 llvm/test/CodeGen/VE/setccf64i.ll create mode 100644 llvm/test/CodeGen/VE/setcci32.ll create mode 100644 llvm/test/CodeGen/VE/setcci32i.ll create mode 100644 llvm/test/CodeGen/VE/setcci64.ll create mode 100644 llvm/test/CodeGen/VE/setcci64i.ll create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.i386 delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.x86_64 delete mode 100644 llvm/test/Object/Inputs/elfver.S delete mode 100644 llvm/test/Object/Inputs/elfver.script delete mode 100644 llvm/test/Object/readobj-elf-versioning.test create mode 100644 llvm/test/Transforms/LCSSA/pr44320.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/nontemporal-load-store.ll create mode 100644 llvm/test/Transforms/LoopVectorize/pr44488-predication.ll create mode 100644 llvm/test/tools/llvm-cov/export_functions-lcov.test create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_aranges-error.s copy llvm/test/{ObjectYAML/MachO/DWARF5-abbrevValues.yaml => tools/obj2yaml/macho- [...] create mode 100644 llvm/unittests/DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp create mode 100644 mlir/cmake/modules/AddMLIR.cmake create mode 100644 mlir/cmake/modules/CMakeLists.txt -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (d96d875ef5dd -> 131701c697e8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig in repository toolchain/ci/linux. from d96d875ef5dd Merge tag 'fixes_for_v5.5-rc8' of git://git.kernel.org/pub [...] adds 1292e972fff2 io_uring: fix compat for IORING_REGISTER_FILES_UPDATE adds dbab40bdb42c Merge tag 'io_uring-5.5-2020-01-22' of git://git.kernel.dk [...] adds 7713e62c8623 hwmon: (nct7802) Fix voltage limits to wrong registers adds e51a7dda2998 hwmon: (nct7802) Fix non-working alarm on voltages adds cf3ca1877574 hwmon: (adt7475) Make volt2reg return same reg as reg2volt input adds 3bf8bdcf3bad hwmon: (core) Do not use device managed functions for memo [...] adds 1b4e677f86c7 Merge tag 'hwmon-for-v5.5-rc8' of git://git.kernel.org/pub [...] adds 90a8e82d3ca8 leds: gpio: Fix uninitialized gpio label for fwnode based probe adds 22cb0a76e005 leds-as3645a: Drop fwnode reference on ignored node adds 2424415d25a7 led: max77650: add of_match table adds 30d57d55abd7 ledtrig-pattern: fix email address quoting in MODULE_AUTHOR() adds 51eb5a24de91 leds: rb532: cleanup whitespace adds 43108c72cf1d leds: lm3532: add pointer to documentation and fix typo adds 131701c697e8 Merge tag 'leds-5.5-rc8' of git://git.kernel.org/pub/scm/l [...] No new revisions were added by this update. Summary of changes: drivers/hwmon/adt7475.c | 5 ++- drivers/hwmon/hwmon.c | 68 ++++++++++++++++++------------ drivers/hwmon/nct7802.c | 75 +++++++++++++++++++++++++++++++--- drivers/leds/leds-as3645a.c | 3 +- drivers/leds/leds-gpio.c | 10 ++++- drivers/leds/leds-lm3532.c | 3 +- drivers/leds/leds-max77650.c | 7 ++++ drivers/leds/leds-rb532.c | 1 - drivers/leds/trigger/ledtrig-pattern.c | 4 +- fs/io_uring.c | 4 +- include/uapi/linux/io_uring.h | 3 +- 11 files changed, 140 insertions(+), 43 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (f96af171bee -> 0ed442a40f9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig in repository toolchain/ci/gcc. from f96af171bee contrib: script to create a new vendor branch adds 5f32f9cf13f Smart relaxation of TOP N counter. adds d80f0a8dc9c aarch64: Fix aarch64_expand_subvti constant handling [PR93335] adds 2b85c088220 tree-optimization/93381 fix integer offsetting in points-to [...] adds cb17653866c Extend r279588 to g++.dg/ext/sve-sizeless-1.C adds 998faa15e9c Fix gcc.target/aarch64/sve/sel_3.c for big-endian targets adds 9c4fb56578e Skip gcc.target/aarch64/sve/tls_preserve* for emultls targets adds 7491c17fe01 Fix TOP N counter update. adds 7c46e71d016 cfgexpand: Update partition size when merging variables adds bf91504dc23 Fix a couple of memory leaks in the C++ frontend adds 15ed55eabb0 PR c++/93324 - ICE with -Wall on constexpr if. adds e1fd040884a PR c++/92907 - noexcept does not consider "const" in member [...] adds 68cbbe7cdc7 runtime: call runtime_nanotime1, not runtime_nanotime adds 75038aa6aa5 analyzer: introduce namespace to avoid ODR clashes (PR 93307) adds da7cf663b75 analyzer: testsuite fixes for alloca, getpass, and setjmp ( [...] adds fd9982bb005 analyzer: fix setjmp handling with -g (PR 93378) adds 597e403d6db analyzer: fix usage of "_setjmp" in test for PR 93378 adds 9085381f193 Allow tree-ssa.exp to be run by itself adds d9637168812 c-family: Remove location parm from unsafe_conversion_p. adds 55b7df8bfb1 c-family: Fix problems with blender and PPC from PR 40752 patch. adds 26afdf50706 internal/syscall/unix: use getrandom_linux_generic.go on arm64be adds 9e16359ce8d runtime: for Solaris, add osinit, and drop duplicate getncpu adds 4857e6f343c Daily bump. adds 83b0448980f Revert "Allow tree-ssa.exp to be run by itself" and move so [...] adds 41fe06f89f9 Fix patchable-function-entry on arc adds c9c8aef474f analyzer: fix build with --enable-checking=release adds 591b59ebfcd analyzer: fix ICE due to sm-state origin being purged (PR 93382) adds 92bea423c29 gotest: explicitly skip type descriptors adds ccb68179642 auto-inc-dec: Don't add incs/decs to bare CLOBBERs [PR93124] adds 4c33b2daeb5 testsuite: Add target/xfail argument to check-function-bodies adds b02fbed15a3 aarch64: Skip some SVE ACLE function-body tests for ILP32 adds 0ed442a40f9 aarch64: Skip whilele_1.C test for ILP32 No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 48 ++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 90 ++++ gcc/analyzer/analysis-plan.h | 4 + gcc/analyzer/analyzer-logging.cc | 4 + gcc/analyzer/analyzer-logging.h | 4 + gcc/analyzer/analyzer-pass.cc | 2 +- gcc/analyzer/analyzer-selftests.cc | 4 + gcc/analyzer/analyzer-selftests.h | 6 +- gcc/analyzer/analyzer.cc | 3 +- gcc/analyzer/analyzer.h | 5 + gcc/analyzer/call-string.h | 4 + gcc/analyzer/checker-path.cc | 4 + gcc/analyzer/checker-path.h | 4 + gcc/analyzer/constraint-manager.cc | 4 + gcc/analyzer/constraint-manager.h | 4 + gcc/analyzer/diagnostic-manager.cc | 4 + gcc/analyzer/diagnostic-manager.h | 4 + gcc/analyzer/engine.cc | 30 +- gcc/analyzer/engine.h | 4 + gcc/analyzer/exploded-graph.h | 19 +- gcc/analyzer/function-set.cc | 4 + gcc/analyzer/function-set.h | 4 + gcc/analyzer/pending-diagnostic.cc | 4 + gcc/analyzer/pending-diagnostic.h | 4 + gcc/analyzer/program-point.cc | 4 + gcc/analyzer/program-point.h | 4 + gcc/analyzer/program-state.cc | 9 + gcc/analyzer/program-state.h | 8 + gcc/analyzer/region-model.cc | 15 +- gcc/analyzer/region-model.h | 114 ++++- gcc/analyzer/sm-file.cc | 4 + gcc/analyzer/sm-malloc.cc | 4 + gcc/analyzer/sm-pattern-test.cc | 4 + gcc/analyzer/sm-sensitive.cc | 4 + gcc/analyzer/sm-signal.cc | 5 + gcc/analyzer/sm-taint.cc | 4 + gcc/analyzer/sm.cc | 4 + gcc/analyzer/sm.h | 4 + gcc/analyzer/state-purge.h | 4 + gcc/analyzer/supergraph.cc | 4 + gcc/analyzer/supergraph.h | 26 ++ gcc/auto-inc-dec.c | 12 +- gcc/c-family/ChangeLog | 7 + gcc/c-family/c-common.c | 17 +- gcc/c-family/c-common.h | 3 +- gcc/c-family/c-warn.c | 51 +- gcc/cfgexpand.c | 3 + gcc/config/aarch64/aarch64.c | 13 +- gcc/config/arc/arc.c | 2 + gcc/cp/ChangeLog | 17 + gcc/cp/call.c | 4 +- gcc/cp/constraint.cc | 7 +- gcc/cp/parser.c | 56 ++- gcc/cp/semantics.c | 3 + gcc/doc/sourcebuild.texi | 2 +- gcc/gdbinit.in | 4 +- gcc/go/gofrontend/MERGE | 2 +- gcc/profile.c | 10 +- gcc/selftest-run-tests.c | 2 +- gcc/testsuite/ChangeLog | 513 +++++++++++++++++++++ gcc/testsuite/c-c++-common/Wconversion-pr40752.c | 10 +- gcc/testsuite/c-c++-common/Wconversion-pr40752a.c | 10 +- gcc/testsuite/c-c++-common/Wconversion-pr40752b.c | 8 + gcc/testsuite/g++.dg/cpp0x/noexcept56.C | 10 + gcc/testsuite/g++.dg/cpp1z/constexpr-if33.C | 16 + gcc/testsuite/g++.dg/ext/sve-sizeless-1.C | 2 +- .../aarch64/sve/acle/general-c++/whilele_1.C | 2 +- gcc/testsuite/gcc.c-torture/compile/pr93335.c | 98 ++++ gcc/testsuite/gcc.dg/analyzer/data-model-1.c | 1 + gcc/testsuite/gcc.dg/analyzer/malloc-1.c | 1 + gcc/testsuite/gcc.dg/analyzer/malloc-callbacks.c | 4 +- gcc/testsuite/gcc.dg/analyzer/malloc-paths-8.c | 1 + gcc/testsuite/gcc.dg/analyzer/pr93382.c | 25 + gcc/testsuite/gcc.dg/analyzer/sensitive-1.c | 4 + gcc/testsuite/gcc.dg/analyzer/setjmp-2.c | 10 +- gcc/testsuite/gcc.dg/analyzer/setjmp-3.c | 8 +- gcc/testsuite/gcc.dg/analyzer/setjmp-4.c | 12 +- gcc/testsuite/gcc.dg/analyzer/setjmp-5.c | 6 +- gcc/testsuite/gcc.dg/analyzer/setjmp-6.c | 4 +- gcc/testsuite/gcc.dg/analyzer/setjmp-7.c | 4 +- gcc/testsuite/gcc.dg/analyzer/setjmp-7a.c | 8 +- gcc/testsuite/gcc.dg/analyzer/setjmp-8.c | 8 +- gcc/testsuite/gcc.dg/analyzer/setjmp-9.c | 8 +- gcc/testsuite/gcc.dg/analyzer/setjmp-pr93378.c | 15 + gcc/testsuite/gcc.dg/analyzer/test-setjmp.h | 16 + gcc/testsuite/gcc.dg/torture/pr93124.c | 44 ++ gcc/testsuite/gcc.dg/torture/pr93381.c | 25 + .../gcc.dg/{tree-ssa => vect}/pr88497-1.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-2.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-3.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-4.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-5.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-6.c | 0 .../gcc.dg/{tree-ssa => vect}/pr88497-7.c | 0 .../gcc.target/aarch64/sve/acle/asm/ld1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_u8.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ld1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ld1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_f64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1_u8.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sb_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sb_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1sh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1sw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1sw_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1ub_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1ub_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u32.c | 2 +- .../aarch64/sve/acle/asm/ldff1uh_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uh_u64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_s64.c | 2 +- .../aarch64/sve/acle/asm/ldff1uw_gather_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldff1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sb_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1sw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1ub_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uh_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnf1uw_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ldnt1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfb_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfd_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfh_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/prfw_gather.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_s8.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_f64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1b_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1b_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u32.c | 2 +- .../aarch64/sve/acle/asm/st1h_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1h_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_s64.c | 2 +- .../aarch64/sve/acle/asm/st1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st1w_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st2_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st3_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/st4_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/stnt1_u8.c | 2 +- .../aarch64/sve/acle/general/stack_vars_1.c | 32 ++ .../aarch64/sve/acle/general/temporaries_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/sel_3.c | 2 +- .../gcc.target/aarch64/sve/tls_preserve_1.c | 3 +- .../gcc.target/aarch64/sve/tls_preserve_2.c | 3 +- .../gcc.target/aarch64/sve/tls_preserve_3.c | 3 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_f64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sb_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1sw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1ub_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u32.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uh_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_s64.c | 2 +- .../aarch64/sve2/acle/asm/ldnt1uw_gather_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_f64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1b_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u32.c | 2 +- .../aarch64/sve2/acle/asm/stnt1h_scatter_u64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_s64.c | 2 +- .../aarch64/sve2/acle/asm/stnt1w_scatter_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilerw_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_f64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_s8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u16.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u32.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u64.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/whilewr_u8.c | 2 +- gcc/testsuite/lib/scanasm.exp | 18 +- gcc/tree-ssa-structalias.c | 17 +- libgcc/ChangeLog | 17 + libgcc/libgcov-driver.c | 54 ++- libgcc/libgcov-profiler.c | 52 +-- .../syscall/unix/getrandom_linux_generic.go | 2 +- libgo/go/runtime/os3_solaris.go | 9 +- libgo/runtime/runtime_c.c | 2 +- libgo/testsuite/gotest | 5 + 488 files changed, 1972 insertions(+), 583 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/Wconversion-pr40752b.c create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept56.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/constexpr-if33.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93335.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93382.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/setjmp-pr93378.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/test-setjmp.h create mode 100644 gcc/testsuite/gcc.dg/torture/pr93124.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93381.c rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-1.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-2.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-3.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-4.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-5.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-6.c (100%) rename gcc/testsuite/gcc.dg/{tree-ssa => vect}/pr88497-7.c (100%) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general/stack_vars_1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig updated (a85e0fdd -> c77d8d6e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards a85e0fdd 0: update: llvm-linux: boot new c77d8d6e 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a85e0fdd) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 216 +- 02-build_llvm/console.log | 12684 +++++++++++++++++------------------ 03-build_linux/console.log | 826 +-- 05-check_regression/console.log | 10 +- console.log | 13736 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 6 files changed, 13744 insertions(+), 13740 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (a804e4760a -> 67641dd326)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig in repository toolchain/ci/binutils-gdb. from a804e4760a PowerPC64 tls_get_addr_desc static support adds 6a462ad49e x86-64: Skip GNU2 TLS tests only without compiler support adds be4c5e58bd x86: Always disallow double word suffix with word general register adds b7dcc42dfd MSP430: Fix simulator execution of RRUX instruction adds 3401347452 Automatic date update in version.in adds 403d1bd91d RISC-V: Change -march parsing. new 67641dd326 PR25444, Floating point exception in _bfd_elf_compute_sectio [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 35 ++++ bfd/elf.c | 16 +- bfd/elfnn-riscv.c | 146 ++++++++------ bfd/elfxx-riscv.c | 213 +++++++++++++++++---- bfd/elfxx-riscv.h | 17 ++ bfd/version.h | 2 +- gas/ChangeLog | 23 +++ gas/config/tc-i386.c | 24 +-- gas/testsuite/gas/i386/general.l | 12 +- gas/testsuite/gas/i386/general.s | 6 +- gas/testsuite/gas/i386/inval.l | 7 + gas/testsuite/gas/i386/inval.s | 4 + gas/testsuite/gas/riscv/march-fail-s-with-version | 2 + ...-with-version.d => march-fail-s-with-version.d} | 1 + .../gas/riscv/march-fail-s-with-version.l | 2 + .../gas/riscv/{march-ok-s.d => march-fail-s.d} | 1 + gas/testsuite/gas/riscv/march-fail-s.l | 2 + .../gas/riscv/{march-ok-sx.d => march-fail-sx.d} | 3 +- gas/testsuite/gas/riscv/march-fail-sx.l | 2 + ld/ChangeLog | 6 + ld/testsuite/ld-x86-64/tls.exp | 4 +- sim/msp430/ChangeLog | 5 + sim/msp430/msp430-sim.c | 6 +- sim/testsuite/sim/msp430/ChangeLog | 4 + sim/testsuite/sim/msp430/rrux.s | 14 ++ 25 files changed, 412 insertions(+), 145 deletions(-) create mode 100644 gas/testsuite/gas/riscv/march-fail-s-with-version rename gas/testsuite/gas/riscv/{march-ok-s-with-version.d => march-fail-s-with-ver [...] create mode 100644 gas/testsuite/gas/riscv/march-fail-s-with-version.l rename gas/testsuite/gas/riscv/{march-ok-s.d => march-fail-s.d} (75%) create mode 100644 gas/testsuite/gas/riscv/march-fail-s.l rename gas/testsuite/gas/riscv/{march-ok-sx.d => march-fail-sx.d} (56%) create mode 100644 gas/testsuite/gas/riscv/march-fail-sx.l create mode 100644 sim/testsuite/sim/msp430/rrux.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig updated (e34e66c9 -> ba493ac7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards e34e66c9 0: update: binutils-gcc-linux: boot new ba493ac7 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e34e66c9) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 168 +- 02-prepare_abe/console.log | 426 +- 03-build_abe-binutils/console.log | 11431 ++++++------ 04-build_abe-stage1/console.log | 20095 ++++++++++---------- 05-build_linux/console.log | 2954 +-- 06-boot_linux/console.log | 480 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 35564 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 10 files changed, 35549 insertions(+), 35605 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allyesconfig updated (d96d875ef5dd -> 131701c697e8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allyesconfig in repository toolchain/ci/linux. from d96d875ef5dd Merge tag 'fixes_for_v5.5-rc8' of git://git.kernel.org/pub [...] adds 1292e972fff2 io_uring: fix compat for IORING_REGISTER_FILES_UPDATE adds dbab40bdb42c Merge tag 'io_uring-5.5-2020-01-22' of git://git.kernel.dk [...] adds 7713e62c8623 hwmon: (nct7802) Fix voltage limits to wrong registers adds e51a7dda2998 hwmon: (nct7802) Fix non-working alarm on voltages adds cf3ca1877574 hwmon: (adt7475) Make volt2reg return same reg as reg2volt input adds 3bf8bdcf3bad hwmon: (core) Do not use device managed functions for memo [...] adds 1b4e677f86c7 Merge tag 'hwmon-for-v5.5-rc8' of git://git.kernel.org/pub [...] adds 90a8e82d3ca8 leds: gpio: Fix uninitialized gpio label for fwnode based probe adds 22cb0a76e005 leds-as3645a: Drop fwnode reference on ignored node adds 2424415d25a7 led: max77650: add of_match table adds 30d57d55abd7 ledtrig-pattern: fix email address quoting in MODULE_AUTHOR() adds 51eb5a24de91 leds: rb532: cleanup whitespace adds 43108c72cf1d leds: lm3532: add pointer to documentation and fix typo adds 131701c697e8 Merge tag 'leds-5.5-rc8' of git://git.kernel.org/pub/scm/l [...] No new revisions were added by this update. Summary of changes: drivers/hwmon/adt7475.c | 5 ++- drivers/hwmon/hwmon.c | 68 ++++++++++++++++++------------ drivers/hwmon/nct7802.c | 75 +++++++++++++++++++++++++++++++--- drivers/leds/leds-as3645a.c | 3 +- drivers/leds/leds-gpio.c | 10 ++++- drivers/leds/leds-lm3532.c | 3 +- drivers/leds/leds-max77650.c | 7 ++++ drivers/leds/leds-rb532.c | 1 - drivers/leds/trigger/ledtrig-pattern.c | 4 +- fs/io_uring.c | 4 +- include/uapi/linux/io_uring.h | 3 +- 11 files changed, 140 insertions(+), 43 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allyesconfig updated (138451c771a -> ba92233ce22)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project. from 138451c771a [StackColoring] Remap FixedStackPseudoSourceValue frame ind [...] adds 3cce3790072 [HIP] use GetProgramPath for executable discovery adds 54acc20e6da [PATCH] Reland [Clang] Un-break scan-build after integrated [...] adds 050e1a3c268 [AArch64] Don't rename registers with pseudo defs in Ld/St opt. adds 7adf83beece [InstCombine] Fix worklist management in DSE (PR44552) adds b5cdee9bdce [PGO][PGSO] Update BFI in CodeGenPrepare::optimizeSelectInst. adds 1f98c2b586e [clang-tidy] Disable Checks on If constexpr statements in t [...] adds d64ca7abe19 [SLP] Add a test showing miscompilation in AltOpcode support adds 029140ee1ca [SLP] Don't allow Div/Rem as alternate opcodes adds 6c9da109c9c [mlir] Fix compilation with VS2019. adds 3e429b691ec [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds ba92233ce22 Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and C [...] No new revisions were added by this update. Summary of changes: .../clang-tidy/bugprone/BranchCloneCheck.cpp | 3 +- .../readability/BracesAroundStatementsCheck.cpp | 5 +- ...bugprone-branch-clone-if-constexpr-template.cpp | 58 +++++++++ ...es-around-statements-constexpr-if-templates.cpp | 48 ++++++++ clang/lib/Driver/Compilation.cpp | 2 +- clang/lib/Driver/Job.cpp | 2 +- clang/lib/Driver/ToolChains/HIP.cpp | 23 ++-- clang/test/Driver/cc-print-options.c | 3 +- clang/test/Driver/cuda-simple.cu | 4 +- clang/test/Driver/offloading-interoperability.c | 4 +- clang/test/Driver/option-aliases.c | 4 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 1 + .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 13 +++ .../InstCombine/InstCombineLoadStoreAlloca.cpp | 7 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 18 ++- .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 33 ++++++ llvm/test/CodeGen/X86/cmov-into-branch.ll | 25 ++++ llvm/test/Transforms/InstCombine/pr44552.ll | 59 ++++++++++ .../SLPVectorizer/X86/no_alternate_divrem.ll | 129 +++++++++++++++++++++ mlir/include/mlir/IR/Attributes.h | 7 +- 20 files changed, 416 insertions(+), 32 deletions(-) create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-branch-clon [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/readability-braces-a [...] create mode 100644 llvm/test/Transforms/InstCombine/pr44552.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/no_alternate_divrem.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2020