Tcwg-commits January 2020

tcwg-commits@lists.linaro.org

5 participants
12654 discussions

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allmodconfig updated (f5ae2ea6347a -> f4353c3e2aaf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allmodconfig in repository toolchain/ci/linux. from f5ae2ea6347a Fix built-in early-load Intel microcode alignment adds dfb9a8857f4d platform/chrome: wilco_ec: Fix keyboard backlight probing adds 0c99ee44b892 Merge tag 'tag-chrome-platform-fixes-for-v5.5-rc7' of git: [...] adds 57388a2ccb6c cpuidle: teo: Fix intervals[] array indexing bug adds f4353c3e2aaf Merge tag 'pm-5.5-rc7' of git://git.kernel.org/pub/scm/lin [...] No new revisions were added by this update. Summary of changes: drivers/cpuidle/governors/teo.c | 2 +- drivers/platform/chrome/wilco_ec/keyboard_leds.c | 28 +++++++++++++++++------- 2 files changed, 21 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allmodconfig updated (532f966e -> 8253d23f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 532f966e 2: update: llvm-linux: all new 8253d23f 2: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (532f966e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-build_llvm/console.log | 11814 ++++++++++++++++++------------------ 03-build_linux/console.log | 578 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 54 +- console.log | 12464 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 12468 insertions(+), 12468 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-defconfig updated (0bb3f83fdc4 -> 26b2838fc9b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-defconfig in repository toolchain/ci/gcc. from 0bb3f83fdc4 Daily bump. adds 26b2838fc9b Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-defconfig updated (98068700 -> f4e14137)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-defconfig in repository toolchain/ci/base-artifacts. discards 98068700 0: update: binutils-gcc-linux: boot new f4e14137 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (98068700) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 10958 ++++++++------- 04-build_abe-stage1/console.log | 13577 ++++++++++--------- 05-build_linux/console.log | 712 +- 06-boot_linux/console.log | 436 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 10 +- console.log | 26299 ++++++++++++++++++------------------ jenkins/manifest.sh | 8 +- 10 files changed, 26300 insertions(+), 26306 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (f5ae2ea6347a -> f4353c3e2aaf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/linux. from f5ae2ea6347a Fix built-in early-load Intel microcode alignment adds dfb9a8857f4d platform/chrome: wilco_ec: Fix keyboard backlight probing adds 0c99ee44b892 Merge tag 'tag-chrome-platform-fixes-for-v5.5-rc7' of git: [...] adds 57388a2ccb6c cpuidle: teo: Fix intervals[] array indexing bug adds f4353c3e2aaf Merge tag 'pm-5.5-rc7' of git://git.kernel.org/pub/scm/lin [...] No new revisions were added by this update. Summary of changes: drivers/cpuidle/governors/teo.c | 2 +- drivers/platform/chrome/wilco_ec/keyboard_leds.c | 28 +++++++++++++++++------- 2 files changed, 21 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (1e89fb947ed -> 6c26d8968ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from 1e89fb947ed debugserver: Cut dependency on intrinsics_gen adds 6e24c6037f7 Revert "[Support] make report_fatal_error `abort` instead o [...] adds 77eb1b8f63c llc: Don't overwrite frame-pointer attribute adds cd9e5c32302 Fix the macos build after D71575. adds bff9f84dc85 [X86] Add 32-bit mode sse1 command line to scalar-int-to-fp [...] adds e4454479212 [X86] When handling i64->f32 sint_to_fp on 32-bit targets o [...] adds 154cd6de513 [SampleFDO] Fix invalid branch profile generated by indirec [...] adds 45d70806f43 PR42694 Support explicit(bool) in older language modes as a [...] adds b54a50f52e9 [lldb/Reproducers] Extract function for reading environment [...] adds c378e52cb9d Set some fast math attributes in setFunctionAttributes adds 066e817b421 [lldb/Reproducers] Add a flag to always generating a reproducer adds 8fdafb7dced Insert wait instruction after X87 instructions which could [...] adds cc5efa213d9 [gn build] Port 8fdafb7dced adds 982a77b6940 [lldb/Reproducers] Print more info for reproducer status adds 58265ad42a9 [mlir] fix broken links to Glossary adds 5cf1b01a011 [LegalizeDAG][TargetLowering] Move vXi64/i64->vXf32/f32 uin [...] adds afb22d7c33a [DebugInfo] Simplify the constructor of DWARFDebugAranges:: [...] adds 4f244bba4f6 [lldb] Fix asan failures in data-formatter-objc tests adds 773ae62ff85 [VE] i64 arguments, return values and constants adds ed181efa175 [HIP][AMDGPU] expand printf when compiling HIP to AMDGPU adds f8269bb0726 [gn build] Port ed181efa175 adds 59ac44b3c12 [LV] Make X86/assume.ll X86 independent (NFC). adds 23c113802e2 [LV] Allow assume calls in predicated blocks. adds 736a3802124 clang-format: [JS] tests for async wrapping. adds 0b21d552620 [IR] Mark memset.* intrinsics as IntrWriteMem. adds b08e8353a89 [clangd] Dont display `<unknown>` kinds in hover board adds 8a344674609 [Concepts] Fix ConceptSpecializationExpr profiling crash adds 75188b01e9a [PHIEliminate] Move dbg values after phi and label adds 00c74d0b644 Remove release note about in-process-cc1 adds 39d6b6c21f7 [lldb][NFC] Migrate several tests to expect_expr adds 19c5057e8df Fix "pointer is null" static analyzer warnings. NFCI. adds 23a887b0dd4 Fix unused variable warning. NFCI. adds d54d71b67e6 [clangd] Make output order of allTargetDecls deterministic adds d36b2649e5e [ELF] Optimization to LinkerScript::computeInputSections NFC adds c969335abdb Revert "[PHIEliminate] Move dbg values after phi and label" adds 4b6d9ac3926 Make lld cmake not compute commit revision twice adds cbaa32650a0 Removed an unused include from TypeLocVisitor.h adds 66c120f0256 [VectorUtils] Rework the Vector Function Database (VFDatabase). adds 4f5c65a5c80 try to unbreak build after 4b6d9ac392613 adds 2b81d3c6c6f [mlir][Linalg] Fix Linalg EDSC builders adds c24cf979608 [ARM][MVE] Enable extending gathers adds 15a6df52efa [lldb/DWARF/test] Freshen up debug_names tests adds 28bb43bdf80 [GlobalISel] Use more MachineIRBuilder helper methods adds 760b1751097 [ARM][LowOverheadLoops] Update liveness info adds 237fd943125 [Hexagon] Remove unnecessary case in StringSwitch, NFC adds fb9413cb84c Remove some SVN-specific code. adds 63f73545dd8 [GlobalISel] Pass MachineOperands into MachineIRBuilder hel [...] adds 885260d5d80 [GlobalISel] Don't arbitrarily limit a mask to 64 bits adds 7f5f6ff5476 [Hexagon] Add preprocessor test for hexagonv66 adds 9b2f3532c7f AMDGPU/GlobalISel: Select DS GWS intrinsics adds 81eaa3ddd06 [lldb][NFC] Delete TestDataFormatterObjCNSDate.py adds 1794158f90f [MC][test] Fix non-portable GNU diff option adds 4ca1ad85b7c AMDGPU/GlobalISel: Don't handle legacy buffer intrinsic adds 31458a9feec [llvm-exegesis][NFC] Refactor Mips tests fixtures into a ba [...] adds 6b357866496 [llvm-exegesis][mips] Add RegisterAliasingTest unit test adds bc413da0865 [Hexagon] Fix alignment info for __builtin_circ_lduh adds c29a9f64b78 [gn build] Port 6b357866496 adds 7acfda633f1 [llvm] Make new pass manager's OptimizationLevel a class adds 26646761e2b [lldb/Scripts] Remove swig_bot_lib/__init__.py adds 3478551bf3d [GVN] introduce GVNOptions to control GVN pass behavior adds 9b3254dbf9f [LLDB] Add SymbolVendorWasm plugin for WebAssembly debugging adds d34e4152e3e [LLDB] Convert Plugins/ObjectFile/wasm/ObjectFileWasm.h to [...] adds 81c67da0f20 remove an include that's unused after r347592 adds ee05138515a [lldb/test] Revert changes to debug-names-compressed.cpp adds cebba7ce395 [SystemZ] Avoid unnecessary conversions in vecintrin.h adds bed7626f04f [PowerPC][AIX] Make PIC the default relocation model for AIX adds 5caa1212957 [gn build] include revision information in lld --version output adds d51a15d86a2 [gn build] (manually) port bed7626f04f7 adds c87982b4670 Revert "[Loop Peeling] Add possibility to enable peeling on [...] adds 870094decfc [ELF] Decrease alignment of ThunkSection on 64-bit targets [...] adds 8ee2d168966 [Hexagon] Add a target feature to disable compound instructions adds c0d909a1b12 Delete control character from comment. (NFC) adds 20ca49b646b AMDGPU: Update tests to use modern buffer intrinsics adds 86d14ed766e TableGen: Remove dead code adds 03a592f18ba TableGen/GlobalISel: Fix srcvalue inputs adds 0d0fce42b0e GlobalISel: Preserve load/store metadata in IRTranslator adds d0943537e10 GlobalISel: Apply target MMO flags to atomics adds de4f88df97c AMDGPU: Remove IR section from MIR test adds a881fcafaa5 [clangd] Make define outline code action visible adds 0474fe465d8 [clangd] Print underlying type for decltypes in hover adds 61a89e17df4 [LegalizeDAG][Mips] Add an assert to protect a uint_to_fp i [...] adds 5f65065437c [Hexagon] Update autogeneated intrinsic information in LLVM adds be31a7b7eec GlobalISel: Move extension scalar narrowing to separate function adds a66d2817ca9 GlobalISel: Don't ignore requested ext narrowing type adds e12b840abfc AMDGPU/GlobalISel: Improve lowering of G_SEXT_INREG adds 8945b23af59 AMDGPU: Update more tests to use modern buffer intrinsics adds ff1e3cad71e Don't run powerpc lit test case on other platforms. adds f5d98543b89 AMDGPU: Remove outdated comment adds 5f8e4121882 [lldb/test] Exted test for CMTime data formatter adds 59919c4d6b6 [libc++] Fix Windows DLL build for string. adds 39f746d8def [OpenMP][Tool] Fix memory leak and double-allocation adds d0b02aecacc Address redirect issue on Windows. adds 2d7a8cf9047 [ELF] -r: don't create .interp adds 6f3effbbf05 [Hexagon] Update autogenerated intrinsic info in clang adds 53b68e676fa Resubmit: [JumpThreading] Thread jumps through two basic blocks adds 1f2dad1fd57 [GVN] add GVN parameters parsing to new pass manager adds ecf0766cf14 [Hexagon] Add ELF flags for Hexagon v66 to ELFYAML.cpp adds 40514a7d7a3 [clangd] Add workaround for GCC5 host compilers. NFC. adds fc4e43ad618 [NFC] Remove unnecessary link components. adds c299d1981de scudo: Add initial memory tagging support. adds d5c6b8407c1 Factor out renaming logic from readability-identifier-naming adds cbc63fbdc43 [gn build] Port d5c6b8407c1 adds 8b321929483 [OPENMP]Avoid string concat where possible and use standard [...] adds 52b44902d05 [IR] fix crash in Constant::isElementWiseEqual() with FP types adds 3a05c3969c1 [WebAssembly] Track frame registers through VReg and local [...] adds 202446c639f Add BuiltinsHexagonDep.def to clang module map adds fa4112fffc6 [llvm-nm] Use `StringRef` over `const std::string &` params adds 91e758b7329 AMDGPU: Move permlane discard vdst_in optimization adds 3ef8cdf6660 AMDGPU: Do permlane16 vdst_in discard optimization in InstCombine adds 80906d9d160 Revert "[WebAssembly] Track frame registers through VReg an [...] adds 6c4d3773340 lldb: xfail TestCrossDSOTailCalls.py and TestCrossObjectTai [...] adds 9050d0fb593 [libcxx] Temporarily switch back to pthread backend for Fuchsia adds 51b521c07a7 [lld][WebAssembly] Use a more meaningful name for stub functions adds 73f371c31d2 [mlir] NFC: Fix trivial typos adds a4a42160c44 [mlir] support translation of multidimensional vectors to LLVM IR adds 42b3c38903c [clangd][test] Disable a particular testcase in FindExplici [...] adds 9b549f26fab AMDGPU: Update clang test adds 25b542c61fe [OPENMP]Do not emit RTTI descriptor for NVPTX devices. adds b82d18e1e8e [AArch64][GlobalISel] Change G_FCONSTANTs feeding into stor [...] adds de022a8824f [NFC] Fold isHugeExpression into hasHugeExpression and upda [...] adds 65eb74e94b4 PointerLikeTypeTraits: Standardize NumLowBitsAvailable on s [...] adds 933b4212566 [mlir] Add missing dependency on LinalgUtils adds fb5fafb23cc Make LLVM_APPEND_VC_REV=OFF affect clang, lld, and lldb as well. adds 1645f5e496b [gn build] replace llvm_allow_tardy_revision with llvm_appe [...] adds 40ac4221c30 Move static function to inline function - this fixes a conc [...] adds 1b1022b42ad Add back other PowerPC link components. adds 30a8865142a [FastISel] Lower `llvm.dbg.value(undef, ...` correctly. adds 8ef57f3e3f1 [xray] add --no-demangle cli opt for llvm-xray extract to o [...] adds 2671df9bd67 [lldb/Debugger] Rename ExecuteIOHandlers to RunIOHandlers (NFC) adds 7b0d58e339b Add testing for DW_OP_piece and fix a bug with small Scalar [...] adds f55ab6f90b7 Fix a buffer-size bug when the first DW_OP_piece is undefined adds 83f4c3af021 [modules] Do not cache invalid state for modules that we at [...] adds 6c26d8968ad Add back more link components. No new revisions were added by this update. Summary of changes: .../readability/IdentifierNamingCheck.cpp | 397 +- .../clang-tidy/readability/IdentifierNamingCheck.h | 76 +- clang-tools-extra/clang-tidy/utils/CMakeLists.txt | 1 + .../clang-tidy/utils/RenamerClangTidyCheck.cpp | 422 + .../clang-tidy/utils/RenamerClangTidyCheck.h | 150 + clang-tools-extra/clangd/FindTarget.cpp | 82 +- clang-tools-extra/clangd/Hover.cpp | 49 +- .../clangd/refactor/tweaks/DefineOutline.cpp | 2 +- .../clangd/unittests/FindTargetTests.cpp | 5 + clang-tools-extra/clangd/unittests/HoverTests.cpp | 53 +- .../clang-tidy/infrastructure/empty-database.cpp | 2 +- clang/docs/ReleaseNotes.rst | 5 - clang/include/clang/AST/CanonicalType.h | 2 +- clang/include/clang/AST/DeclGroup.h | 2 +- clang/include/clang/AST/ExternalASTSource.h | 5 +- clang/include/clang/AST/TemplateName.h | 2 +- clang/include/clang/AST/Type.h | 6 +- clang/include/clang/AST/TypeLocVisitor.h | 1 - clang/include/clang/Basic/BuiltinsHexagon.def | 1910 +---- clang/include/clang/Basic/BuiltinsHexagonDep.def | 1690 ++++ clang/include/clang/Basic/DiagnosticParseKinds.td | 13 +- clang/include/clang/Basic/IdentifierTable.h | 6 +- clang/include/clang/Basic/SourceLocation.h | 2 +- clang/include/clang/CodeGen/ConstantInitFuture.h | 10 +- clang/include/clang/Parse/Parser.h | 15 + clang/include/clang/Sema/Ownership.h | 2 +- clang/include/clang/Sema/Sema.h | 1 - .../clang/Serialization/InMemoryModuleCache.h | 42 +- clang/include/clang/module.modulemap | 1 + clang/lib/AST/StmtProfile.cpp | 6 +- clang/lib/Basic/CMakeLists.txt | 4 +- clang/lib/Basic/Targets/Hexagon.cpp | 6 + clang/lib/Basic/Version.cpp | 35 +- clang/lib/CodeGen/BackendUtil.cpp | 10 +- clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/CodeGen/CGGPUBuiltin.cpp | 34 + clang/lib/CodeGen/CGOpenMPRuntime.cpp | 24 +- clang/lib/CodeGen/CodeGenFunction.h | 2 + clang/lib/CodeGen/CodeGenModule.cpp | 8 +- clang/lib/Driver/ToolChains/HIP.cpp | 1 + clang/lib/Driver/ToolChains/Hexagon.cpp | 1 - clang/lib/Headers/vecintrin.h | 8 +- clang/lib/Parse/ParseDecl.cpp | 9 +- clang/lib/Parse/ParseTentative.cpp | 64 +- clang/lib/Parse/Parser.cpp | 5 +- clang/lib/Sema/SemaChecking.cpp | 824 +- clang/lib/Serialization/ASTReader.cpp | 2 +- clang/lib/Serialization/ASTWriter.cpp | 2 +- clang/lib/Serialization/InMemoryModuleCache.cpp | 29 +- clang/lib/Serialization/ModuleManager.cpp | 11 +- clang/test/CodeGen/builtins-hexagon-circ.c | 2 +- clang/test/CodeGen/hexagon-brev-ld-ptr-incdec.c | 2 +- clang/test/CodeGen/hexagon-brev-store-elm.c | 2 +- clang/test/CodeGenHIP/printf-aggregate.cpp | 20 + clang/test/CodeGenHIP/printf.cpp | 44 + clang/test/CodeGenOpenCL/builtins-amdgcn-gfx10.cl | 8 +- clang/test/Driver/hip-printf.hip | 9 + .../Modules/Inputs/implicit-invalidate-chain/A.h | 2 - .../Modules/Inputs/implicit-invalidate-chain/B.h | 2 - .../Modules/Inputs/implicit-invalidate-chain/C.h | 2 - .../implicit-invalidate-chain/module.modulemap | 3 - clang/test/Modules/implicit-invalidate-chain.c | 67 - .../OpenMP/nvptx_target_pure_deleted_codegen.cpp | 5 +- clang/test/Preprocessor/hexagon-predefines.c | 7 + clang/test/Sema/builtins-hexagon-v55.c | 16 +- clang/test/Sema/builtins-hexagon-v60.c | 15 +- clang/test/Sema/builtins-hexagon-v62.c | 14 +- clang/test/Sema/builtins-hvx-none.c | 17 +- clang/test/Sema/builtins-hvx-v60.c | 16 +- clang/test/Sema/builtins-hvx-v62.c | 15 +- clang/test/SemaCXX/cxx2a-explicit-bool.cpp | 1 + clang/unittests/Format/FormatTestJS.cpp | 16 + clang/unittests/Frontend/FrontendActionTest.cpp | 6 +- .../Serialization/InMemoryModuleCacheTest.cpp | 38 +- .../libclang/CrashTests/LibclangCrashTest.cpp | 6 +- .../lib/scudo/standalone/allocator_config.h | 4 +- compiler-rt/lib/scudo/standalone/combined.h | 140 +- compiler-rt/lib/scudo/standalone/common.h | 1 + compiler-rt/lib/scudo/standalone/linux.cpp | 8 + compiler-rt/lib/scudo/standalone/memtag.h | 231 + compiler-rt/lib/scudo/standalone/primary32.h | 4 + compiler-rt/lib/scudo/standalone/primary64.h | 24 +- .../lib/scudo/standalone/tests/combined_test.cpp | 102 +- .../lib/scudo/standalone/tests/primary_test.cpp | 4 + compiler-rt/lib/scudo/standalone/wrappers_c.inc | 8 + libcxx/include/__config | 3 +- libcxx/include/string | 1 + lld/CMakeLists.txt | 27 - lld/Common/CMakeLists.txt | 4 +- lld/ELF/LinkerScript.cpp | 8 +- lld/ELF/SyntheticSections.cpp | 4 +- lld/ELF/Writer.cpp | 4 +- lld/include/lld/Common/Version.inc.in | 5 - lld/test/ELF/aarch64-call26-thunk.s | 10 +- lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 6 +- lld/test/ELF/aarch64-jump26-thunk.s | 10 +- lld/test/ELF/aarch64-thunk-pi.s | 12 +- lld/test/ELF/aarch64-thunk-script.s | 18 +- lld/test/ELF/dynamic-linker.s | 9 +- lld/test/ELF/lto/ltopasses-custom.ll | 4 +- lld/test/ELF/ppc64-dtprel.s | 8 +- lld/test/ELF/ppc64-ifunc.s | 22 +- lld/test/ELF/ppc64-long-branch.s | 4 +- lld/test/ELF/ppc64-tls-gd.s | 18 +- lld/test/ELF/ppc64-toc-restore.s | 4 +- lld/test/wasm/signature-mismatch-export.ll | 2 +- lld/test/wasm/signature-mismatch.ll | 2 +- lld/wasm/SymbolTable.cpp | 2 +- lldb/include/lldb/API/SBReproducer.h | 1 + lldb/include/lldb/Core/Debugger.h | 2 +- lldb/include/lldb/Utility/Reproducer.h | 9 + .../anonymous-struct/TestCallUserAnonTypedef.py | 2 +- .../call-function/TestCallBuiltinFunction.py | 3 - .../call-function/TestCallUserDefinedFunction.py | 16 +- .../TestCallOverriddenMethod.py | 10 +- ...lassTemplateSpecializationParametersHandling.py | 3 +- .../expression/entry-bp/TestExprEntryBP.py | 5 +- .../import-std-module/basic/TestImportStdModule.py | 10 +- .../conflicts/TestStdModuleWithConflicts.py | 6 +- .../deque-basic/TestBasicDeque.py | 18 +- .../inline-namespace/TestInlineNamespace.py | 4 +- .../TestNamespaceLocalVarSameNameCppAndC.py | 8 +- .../expression/radar_8638051/Test8638051.py | 9 +- .../static-initializers/TestStaticInitializers.py | 4 +- .../test/commands/expression/test/TestExprs.py | 39 +- .../TestDataFormatterObjCNSData.py | 2 +- .../TestDataFormatterObjCNSDate.py | 34 - .../cmtime/TestDataFormatterCMTime.py | 16 +- .../data-formatter-objc/cmtime/main.m | 17 +- .../data-formatter/data-formatter-objc/main.m | 2 +- .../cross_dso/TestCrossDSOTailCalls.py | 3 +- .../cross_object/TestCrossObjectTailCalls.py | 3 +- .../test/lang/c/forward/TestForwardDeclaration.py | 2 +- .../lldbsuite/test/lang/cpp/auto/TestCPPAuto.py | 2 +- .../lldbsuite/test/lang/cpp/bool/TestCPPBool.py | 7 +- .../lang/cpp/call-function/TestCallCPPFunction.py | 3 +- .../lang/cpp/chained-calls/TestCppChainedCalls.py | 65 +- .../test/lang/cpp/char1632_t/TestChar1632T.py | 12 +- .../test/lang/cpp/char8_t/TestCxxChar8_t.py | 11 +- .../cpp/limit-debug-info/TestWithLimitDebugInfo.py | 8 +- lldb/scripts/swig_bot_lib/__init__.py | 0 lldb/source/API/SBReproducer.cpp | 9 + lldb/source/API/SystemInitializerFull.cpp | 3 + lldb/source/CMakeLists.txt | 4 +- lldb/source/Commands/CommandObjectReproducer.cpp | 12 + lldb/source/Core/Debugger.cpp | 4 +- lldb/source/Expression/DWARFExpression.cpp | 24 +- lldb/source/Interpreter/CommandInterpreter.cpp | 2 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 25 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.h | 291 +- lldb/source/Plugins/SymbolVendor/CMakeLists.txt | 1 + .../Plugins/SymbolVendor/wasm/CMakeLists.txt | 9 + .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 145 + .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.h | 44 + lldb/source/Utility/Reproducer.cpp | 33 +- .../ObjectFile/wasm/unified-debug-sections.yaml | 85 + lldb/test/Shell/Reproducer/TestDriverOptions.test | 11 +- .../SymbolFile/DWARF/dwarf5-index-is-used.cpp | 2 +- .../SymbolFile/DWARF/dwarf5-partial-index.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-function.cpp | 27 +- .../SymbolFile/DWARF/find-basic-namespace.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-type.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-variable.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-function-regex.cpp | 7 +- lldb/test/Shell/SymbolFile/DWARF/find-method.cpp | 10 +- .../Shell/SymbolFile/DWARF/find-variable-dwo.cpp | 11 +- .../Shell/SymbolFile/DWARF/find-variable-file.cpp | 11 +- lldb/tools/driver/Driver.cpp | 8 + lldb/tools/driver/Options.td | 2 + lldb/tools/lldb-test/SystemInitializerTest.cpp | 3 + lldb/unittests/Expression/DWARFExpressionTest.cpp | 28 +- llvm/cmake/modules/LLVMConfig.cmake.in | 2 + llvm/docs/CMake.rst | 2 +- llvm/docs/ProgrammersManual.rst | 4 +- llvm/include/llvm/ADT/IntervalMap.h | 2 +- llvm/include/llvm/ADT/PointerEmbeddedInt.h | 2 +- llvm/include/llvm/ADT/PointerIntPair.h | 3 +- .../llvm/Analysis/ScalarEvolutionExpressions.h | 2 +- llvm/include/llvm/Analysis/TargetLibraryInfo.h | 6 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 2 - llvm/include/llvm/Analysis/VectorUtils.h | 85 +- llvm/include/llvm/CodeGen/CommandFlags.inc | 19 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 21 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 7 +- llvm/include/llvm/CodeGen/TargetLowering.h | 21 +- .../llvm/DebugInfo/DWARF/DWARFDebugAranges.h | 3 +- llvm/include/llvm/IR/Intrinsics.td | 7 +- llvm/include/llvm/IR/IntrinsicsHexagon.td | 6176 +------------- ...ntrinsicsHexagon.td => IntrinsicsHexagonDep.td} | 8383 ++++++++++---------- llvm/include/llvm/IR/Use.h | 4 +- llvm/include/llvm/Passes/PassBuilder.h | 54 +- llvm/include/llvm/ProfileData/SampleProf.h | 12 +- llvm/include/llvm/Support/ErrorHandling.h | 2 +- llvm/include/llvm/Support/PointerLikeTypeTraits.h | 14 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 13 - llvm/include/llvm/Transforms/Scalar/GVN.h | 41 + .../include/llvm/Transforms/Scalar/JumpThreading.h | 5 + .../llvm/Transforms/Utils/AMDGPUEmitPrintf.h | 25 + .../Vectorize/LoopVectorizationLegality.h | 10 + llvm/lib/Analysis/GlobalsModRef.cpp | 2 +- llvm/lib/Analysis/LazyCallGraph.cpp | 8 +- llvm/lib/Analysis/LoopAccessAnalysis.cpp | 2 +- llvm/lib/Analysis/ScalarEvolution.cpp | 16 +- llvm/lib/Analysis/VectorUtils.cpp | 1 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 94 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 393 +- llvm/lib/CodeGen/LivePhysRegs.cpp | 13 + llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 7 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 61 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 59 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 140 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 56 + llvm/lib/IR/Constants.cpp | 15 +- llvm/lib/LTO/LTOBackend.cpp | 8 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 1 - llvm/lib/ObjectYAML/ELFYAML.cpp | 2 + llvm/lib/Passes/PassBuilder.cpp | 142 +- llvm/lib/Passes/PassRegistry.def | 6 +- llvm/lib/Support/ErrorHandling.cpp | 2 +- llvm/lib/Target/AArch64/AArch64Combine.td | 9 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 2 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 3 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 14 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 4 +- .../Target/AArch64/AArch64PreLegalizerCombiner.cpp | 26 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 116 + llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 45 - llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 5 - llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 18 - llvm/lib/Target/AMDGPU/VOP3Instructions.td | 46 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 68 + llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 87 +- llvm/lib/Target/Hexagon/Hexagon.td | 31 +- llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp | 38 +- llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td | 32 +- llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td | 6067 +++++++------- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonPatterns.td | 25 +- llvm/lib/Target/Hexagon/HexagonSubtarget.h | 2 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZISelLowering.h | 3 +- llvm/lib/Target/TargetMachine.cpp | 12 +- llvm/lib/Target/VE/InstPrinter/VEInstPrinter.cpp | 1 - llvm/lib/Target/VE/VE.h | 11 - llvm/lib/Target/VE/VECallingConv.td | 14 + llvm/lib/Target/VE/VEFrameLowering.cpp | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 111 +- llvm/lib/Target/VE/VEInstrInfo.cpp | 17 + llvm/lib/Target/VE/VEInstrInfo.h | 4 + llvm/lib/Target/VE/VEInstrInfo.td | 57 +- llvm/lib/Target/X86/CMakeLists.txt | 1 + llvm/lib/Target/X86/X86.h | 4 + llvm/lib/Target/X86/X86FloatingPoint.cpp | 3 + llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- llvm/lib/Target/X86/X86InsertWait.cpp | 151 + llvm/lib/Target/X86/X86InstrFPStack.td | 7 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 1 + llvm/lib/Target/XCore/XCoreISelLowering.cpp | 2 +- llvm/lib/Target/XCore/XCoreISelLowering.h | 3 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 15 + llvm/lib/Transforms/Scalar/GVN.cpp | 40 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 234 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 20 +- llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp | 246 + llvm/lib/Transforms/Utils/CMakeLists.txt | 1 + llvm/lib/Transforms/Utils/InjectTLIMappings.cpp | 8 + llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 6 +- llvm/lib/Transforms/Utils/ModuleUtils.cpp | 7 +- .../Vectorize/LoopVectorizationLegality.cpp | 41 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 39 +- llvm/test/Analysis/BasicAA/cs-cs.ll | 56 +- .../datalayout-invalid-function-ptr-alignment.ll | 2 +- .../datalayout-invalid-stack-natural-alignment.ll | 2 +- llvm/test/Assembler/getInt.ll | 2 +- .../invalid-datalayout-alloca-addrspace.ll | 2 +- .../invalid-datalayout-program-addrspace.ll | 2 +- llvm/test/Assembler/invalid-datalayout1.ll | 2 +- llvm/test/Assembler/invalid-datalayout10.ll | 2 +- llvm/test/Assembler/invalid-datalayout11.ll | 2 +- llvm/test/Assembler/invalid-datalayout12.ll | 2 +- llvm/test/Assembler/invalid-datalayout13.ll | 2 +- llvm/test/Assembler/invalid-datalayout14.ll | 2 +- llvm/test/Assembler/invalid-datalayout15.ll | 2 +- llvm/test/Assembler/invalid-datalayout16.ll | 2 +- llvm/test/Assembler/invalid-datalayout17.ll | 2 +- llvm/test/Assembler/invalid-datalayout18.ll | 2 +- llvm/test/Assembler/invalid-datalayout19.ll | 2 +- llvm/test/Assembler/invalid-datalayout2.ll | 2 +- llvm/test/Assembler/invalid-datalayout20.ll | 2 +- llvm/test/Assembler/invalid-datalayout21.ll | 2 +- llvm/test/Assembler/invalid-datalayout22.ll | 2 +- llvm/test/Assembler/invalid-datalayout23.ll | 2 +- llvm/test/Assembler/invalid-datalayout24.ll | 2 +- llvm/test/Assembler/invalid-datalayout3.ll | 2 +- llvm/test/Assembler/invalid-datalayout4.ll | 2 +- llvm/test/Assembler/invalid-datalayout5.ll | 2 +- llvm/test/Assembler/invalid-datalayout6.ll | 2 +- llvm/test/Assembler/invalid-datalayout7.ll | 2 +- llvm/test/Assembler/invalid-datalayout8.ll | 2 +- llvm/test/Assembler/invalid-datalayout9.ll | 2 +- .../Bitcode/function-default-address-spaces.ll | 2 +- llvm/test/Bitcode/invalid-functionptr-align.ll | 2 +- llvm/test/Bitcode/invalid.test | 12 +- .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 4 +- .../AArch64/GlobalISel/call-translator-musttail.ll | 2 +- .../AArch64/GlobalISel/combine-fconstant.mir | 73 + .../CodeGen/AArch64/GlobalISel/constant-dbg-loc.ll | 2 +- .../GlobalISel/irtranslator-atomic-metadata.ll | 88 + .../GlobalISel/irtranslator-load-metadata.ll | 76 + .../GlobalISel/irtranslator-stackprotect-check.ll | 2 +- .../GlobalISel/irtranslator-store-metadata.ll | 52 + .../GlobalISel/legalize-inttoptr-xfail-1.mir | 3 +- .../GlobalISel/legalize-inttoptr-xfail-2.mir | 3 +- .../AArch64/GlobalISel/legalize-sext-zext-128.mir | 6 +- .../AArch64/GlobalISel/localizer-arm64-tti.ll | 2 +- .../CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll | 2 +- .../AArch64/GlobalISel/tail-call-no-save-fp-lr.ll | 5 +- .../AArch64/aarch64-fix-cortex-a53-835769.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll | 4 +- .../CodeGen/AArch64/arm64-named-reg-notareg.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll | 2 +- .../test/CodeGen/AArch64/arm64-tls-initial-exec.ll | 2 +- llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll | 2 +- .../CodeGen/AArch64/fastisel-debugvalue-undef.ll | 30 + llvm/test/CodeGen/AArch64/machine-outliner.mir | 2 +- .../CodeGen/AArch64/sve-neg-int-arith-imm-2.ll | 2 +- llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll | 2 +- llvm/test/CodeGen/AArch64/tiny_supported.ll | 6 +- .../GlobalISel/irtranslator-function-args.ll | 16 +- .../AMDGPU/GlobalISel/lds-zero-initializer.ll | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 245 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 255 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir | 2 +- .../GlobalISel/legalize-atomicrmw-xchg-flat.mir | 2 +- .../AMDGPU/GlobalISel/legalize-jump-table.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 246 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1554 ++++ .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 298 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 246 +- .../GlobalISel/legalize-unmerge-values-xfail.mir | 2 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 38 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 272 +- .../GlobalISel/llvm.amdgcn.ds.gws.barrier.ll | 9 + .../AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.init.ll | 5 + .../GlobalISel/llvm.amdgcn.ds.gws.sema.br.ll | 5 + .../llvm.amdgcn.ds.gws.sema.release.all.ll | 8 + .../AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.v.ll | 5 + .../regbankselect-amdgcn-buffer-load.mir | 440 - .../GlobalISel/regbankselect-illegal-copy.mir | 4 +- llvm/test/CodeGen/AMDGPU/amdpal.ll | 4 +- .../AMDGPU/at-least-one-def-value-assert.mir | 2 +- .../CodeGen/AMDGPU/atomic_optimizations_buffer.ll | 45 +- .../AMDGPU/atomic_optimizations_pixelshader.ll | 12 +- llvm/test/CodeGen/AMDGPU/branch-relax-spill.ll | 2 +- .../CodeGen/AMDGPU/call-to-kernel-undefined.ll | 2 +- llvm/test/CodeGen/AMDGPU/call-to-kernel.ll | 2 +- llvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll | 6 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 324 +- llvm/test/CodeGen/AMDGPU/div_i128.ll | 2 +- llvm/test/CodeGen/AMDGPU/else.ll | 6 +- .../AMDGPU/flat-error-unsupported-gpu-hsa.ll | 6 +- llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 4 +- llvm/test/CodeGen/AMDGPU/lds-initializer.ll | 4 +- llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll | 37 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll | 36 +- .../AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll | 44 +- llvm/test/CodeGen/AMDGPU/loop_exit_with_xor.ll | 12 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 14 +- llvm/test/CodeGen/AMDGPU/mubuf-shader-vgpr.ll | 12 +- .../AMDGPU/read-register-invalid-subtarget.ll | 2 +- .../AMDGPU/read-register-invalid-type-i32.ll | 2 +- .../AMDGPU/read-register-invalid-type-i64.ll | 2 +- .../AMDGPU/uniform-branch-intrinsic-cond.ll | 5 +- llvm/test/CodeGen/AMDGPU/verify-sop.mir | 2 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 7 +- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 4 +- llvm/test/CodeGen/AMDGPU/wait.ll | 10 +- llvm/test/CodeGen/AMDGPU/wave32.ll | 8 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 139 +- llvm/test/CodeGen/ARM/codemodel.ll | 4 +- llvm/test/CodeGen/ARM/disable-fp-elim.ll | 12 +- llvm/test/CodeGen/ARM/ldc2l.ll | 4 +- llvm/test/CodeGen/ARM/machine-verifier.mir | 2 +- llvm/test/CodeGen/ARM/named-reg-alloc.ll | 4 +- llvm/test/CodeGen/ARM/named-reg-notareg.ll | 4 +- llvm/test/CodeGen/ARM/special-reg-acore.ll | 2 +- llvm/test/CodeGen/ARM/special-reg-mcore.ll | 4 +- llvm/test/CodeGen/ARM/special-reg-v8m-base.ll | 2 +- llvm/test/CodeGen/ARM/special-reg-v8m-main.ll | 2 +- llvm/test/CodeGen/ARM/ssat-lower.ll | 4 +- llvm/test/CodeGen/ARM/ssat-upper.ll | 4 +- llvm/test/CodeGen/ARM/ssat-v4t.ll | 2 +- llvm/test/CodeGen/ARM/stc2.ll | 4 +- llvm/test/CodeGen/ARM/usat-lower.ll | 4 +- llvm/test/CodeGen/ARM/usat-upper.ll | 4 +- llvm/test/CodeGen/ARM/usat-v4t.ll | 2 +- llvm/test/CodeGen/BPF/sdiv_error.ll | 2 +- llvm/test/CodeGen/BPF/xadd.ll | 8 +- .../Generic/llc-start-stop-instance-errors.ll | 2 +- llvm/test/CodeGen/Generic/llc-start-stop.ll | 12 +- .../Generic/opt-codegen-no-target-machine.ll | 2 +- llvm/test/CodeGen/Hexagon/feature-compound.ll | 21 + llvm/test/CodeGen/Hexagon/misaligned-const-load.ll | 2 +- .../test/CodeGen/Hexagon/misaligned-const-store.ll | 2 +- .../CodeGen/Hexagon/verify-liveness-at-def.mir | 4 +- llvm/test/CodeGen/Lanai/codemodel.ll | 4 +- llvm/test/CodeGen/MIR/X86/machine-verifier.mir | 2 +- .../CodeGen/MIR/X86/tied-physical-regs-match.mir | 2 +- llvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll | 2 +- .../Fast-ISel/fast-isel-softfloat-lower-args.ll | 2 +- .../Mips/GlobalISel/irtranslator/var_arg.ll | 8 +- llvm/test/CodeGen/Mips/cpus-no-mips64.ll | 14 +- llvm/test/CodeGen/Mips/cpus.ll | 4 +- llvm/test/CodeGen/Mips/fp64a.ll | 6 +- llvm/test/CodeGen/Mips/fpxx.ll | 4 +- .../indirect-jump-hazard/guards-verify-call.mir | 2 +- .../guards-verify-tailcall.mir | 2 +- .../indirect-jump-hazard/unsupported-micromips.ll | 2 +- .../indirect-jump-hazard/unsupported-mips32.ll | 2 +- llvm/test/CodeGen/Mips/instverify/dext-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dext-size.mir | 2 +- .../CodeGen/Mips/instverify/dextm-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextm-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextm-size.mir | 2 +- .../CodeGen/Mips/instverify/dextu-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextu-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextu-size.mir | 2 +- .../test/CodeGen/Mips/instverify/dins-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dins-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dins-size.mir | 2 +- .../CodeGen/Mips/instverify/dinsm-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsm-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsm-size.mir | 2 +- .../CodeGen/Mips/instverify/dinsu-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsu-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsu-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-size.mir | 2 +- llvm/test/CodeGen/Mips/interrupt-attr-64-error.ll | 2 +- .../test/CodeGen/Mips/interrupt-attr-args-error.ll | 2 +- llvm/test/CodeGen/Mips/interrupt-attr-error.ll | 2 +- llvm/test/CodeGen/Mips/micromips64-unsupported.ll | 4 +- llvm/test/CodeGen/Mips/mips32r6/compatibility.ll | 2 +- llvm/test/CodeGen/Mips/mips64r6/compatibility.ll | 2 +- llvm/test/CodeGen/Mips/msa/3r-a.ll | 2 +- llvm/test/CodeGen/Mips/msa/immediates-bad.ll | 2 +- llvm/test/CodeGen/Mips/uitofp.ll | 21 +- llvm/test/CodeGen/NVPTX/alias.ll | 2 +- llvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll | 2 +- llvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll | 2 +- llvm/test/CodeGen/NVPTX/global-ctor.ll | 2 +- llvm/test/CodeGen/NVPTX/global-dtor.ll | 2 +- llvm/test/CodeGen/NVPTX/libcall-instruction.ll | 2 +- llvm/test/CodeGen/NVPTX/libcall-intrinsic.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-altivec.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-nest-param.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-stackargs.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-trampoline.ll | 4 +- .../CodeGen/PowerPC/aix-user-defined-memcpy.ll | 2 +- .../CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-xcoff-data.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll | 2 +- llvm/test/CodeGen/PowerPC/codemodel.ll | 4 +- .../test/CodeGen/PowerPC/lower-globaladdr32-aix.ll | 2 +- .../test/CodeGen/PowerPC/lower-globaladdr64-aix.ll | 2 +- llvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll | 6 +- llvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll | 4 +- llvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll | 2 +- llvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll | 2 +- llvm/test/CodeGen/RISCV/get-register-invalid.ll | 2 +- llvm/test/CodeGen/RISCV/get-register-reserve.ll | 4 +- .../CodeGen/RISCV/interrupt-attr-args-error.ll | 4 +- llvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll | 4 +- .../test/CodeGen/RISCV/interrupt-attr-ret-error.ll | 4 +- .../CodeGen/RISCV/mattr-invalid-combination.ll | 2 +- llvm/test/CodeGen/RISCV/musttail-call.ll | 8 +- llvm/test/CodeGen/RISCV/rv32e.ll | 2 +- llvm/test/CodeGen/RISCV/target-abi-valid.ll | 2 +- llvm/test/CodeGen/RISCV/verify-instr.mir | 2 +- llvm/test/CodeGen/SPARC/codemodel.ll | 4 +- llvm/test/CodeGen/SPARC/fail-alloca-align.ll | 4 +- llvm/test/CodeGen/SPARC/sret-secondary.ll | 2 +- llvm/test/CodeGen/SystemZ/codemodel.ll | 4 +- llvm/test/CodeGen/SystemZ/ghc-cc-02.ll | 2 +- llvm/test/CodeGen/SystemZ/ghc-cc-03.ll | 2 +- llvm/test/CodeGen/SystemZ/ghc-cc-04.ll | 2 +- llvm/test/CodeGen/SystemZ/ghc-cc-05.ll | 2 +- llvm/test/CodeGen/SystemZ/ghc-cc-06.ll | 2 +- llvm/test/CodeGen/SystemZ/ghc-cc-07.ll | 2 +- llvm/test/CodeGen/SystemZ/mnop-mcount-02.ll | 2 +- llvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll | 2 +- llvm/test/CodeGen/SystemZ/mverify-optypes.mir | 3 +- llvm/test/CodeGen/SystemZ/vec-args-error-01.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-02.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-03.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-04.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-05.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-06.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-07.ll | 2 +- llvm/test/CodeGen/SystemZ/vec-args-error-08.ll | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/add_reduce.mir | 6 +- .../CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir | 4 +- .../Thumb2/LowOverheadLoops/disjoint-vcmp.mir | 95 +- .../LowOverheadLoops/dont-remove-loop-update.mir | 2 +- .../LowOverheadLoops/dont-remove-loop-update2.mir | 4 +- .../LowOverheadLoops/dont-remove-loop-update3.mir | 2 +- .../LowOverheadLoops/end-positive-offset.mir | 12 +- .../Thumb2/LowOverheadLoops/inloop-vpnot-1.mir | 6 +- .../Thumb2/LowOverheadLoops/inloop-vpnot-2.mir | 8 +- .../Thumb2/LowOverheadLoops/inloop-vpnot-3.mir | 8 +- .../Thumb2/LowOverheadLoops/inloop-vpsel-1.mir | 6 +- .../Thumb2/LowOverheadLoops/inloop-vpsel-2.mir | 6 +- .../CodeGen/Thumb2/LowOverheadLoops/loop-guards.ll | 22 +- .../Thumb2/LowOverheadLoops/mov-after-dls.mir | 6 +- .../Thumb2/LowOverheadLoops/mov-lr-terminator.mir | 4 +- .../LowOverheadLoops/move-def-before-start.mir | 4 +- .../LowOverheadLoops/move-start-after-def.mir | 4 +- .../Thumb2/LowOverheadLoops/revert-while.mir | 6 +- .../Thumb2/LowOverheadLoops/safe-def-no-mov.mir | 8 +- .../CodeGen/Thumb2/LowOverheadLoops/size-limit.mir | 4 +- .../LowOverheadLoops/unsafe-cpsr-loop-use.mir | 9 +- .../Thumb2/LowOverheadLoops/vctp-in-vpt-2.mir | 6 +- .../Thumb2/LowOverheadLoops/vctp-in-vpt.mir | 8 +- .../Thumb2/LowOverheadLoops/vmaxmin_vpred_r.mir | 4 +- .../Thumb2/LowOverheadLoops/vmldava_in_vpt.mir | 12 +- .../test/CodeGen/Thumb2/LowOverheadLoops/while.mir | 8 +- .../test/CodeGen/Thumb2/LowOverheadLoops/wlstp.mir | 14 +- .../CodeGen/Thumb2/mve-gather-ind16-unscaled.ll | 140 +- .../test/CodeGen/Thumb2/mve-gather-ind32-scaled.ll | 180 +- .../CodeGen/Thumb2/mve-gather-ind32-unscaled.ll | 350 +- llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll | 47 + llvm/test/CodeGen/VE/constants_i64.ll | 157 + llvm/test/CodeGen/VE/simple_prologue_epilogue.ll | 63 + llvm/test/CodeGen/WebAssembly/clear-cache.ll | 2 +- llvm/test/CodeGen/WebAssembly/cpus.ll | 8 +- llvm/test/CodeGen/WebAssembly/exception.ll | 2 +- llvm/test/CodeGen/WebAssembly/offset-atomics.ll | 2 +- .../CodeGen/WebAssembly/tls-general-dynamic.ll | 4 +- llvm/test/CodeGen/X86/AppendingLinkage.ll | 2 +- .../X86/GlobalISel/avoid-matchtable-crash.mir | 2 +- .../x86_64-irtranslator-struct-return.ll | 38 +- llvm/test/CodeGen/X86/O0-pipeline.ll | 1 + llvm/test/CodeGen/X86/O3-pipeline.ll | 1 + .../cfi-inserter-verify-inconsistent-offset.mir | 2 +- .../cfi-inserter-verify-inconsistent-register.mir | 2 +- llvm/test/CodeGen/X86/clwb.ll | 2 +- llvm/test/CodeGen/X86/codemodel.ll | 2 +- llvm/test/CodeGen/X86/coff-comdat2.ll | 2 +- llvm/test/CodeGen/X86/coff-comdat3.ll | 2 +- .../test/CodeGen/X86/constrained-fp80-trunc-ext.ll | 4 + llvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll | 18 +- llvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll | 32 +- llvm/test/CodeGen/X86/cpus-no-x86_64.ll | 8 +- llvm/test/CodeGen/X86/equiv_with_fndef.ll | 2 +- llvm/test/CodeGen/X86/equiv_with_vardef.ll | 2 +- .../X86/expand-integer-x86_64-intrinsic-error.ll | 2 +- llvm/test/CodeGen/X86/fast-isel-args-fail2.ll | 3 +- llvm/test/CodeGen/X86/fp-elim.ll | 29 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 81 + llvm/test/CodeGen/X86/fp-strict-libcalls-msvc32.ll | 18 + llvm/test/CodeGen/X86/fp-strict-scalar-cmp.ll | 112 + llvm/test/CodeGen/X86/fp-strict-scalar-fptoint.ll | 33 + llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 61 + llvm/test/CodeGen/X86/fp-strict-scalar-round.ll | 20 + llvm/test/CodeGen/X86/fp-strict-scalar.ll | 32 + llvm/test/CodeGen/X86/fp128-cast-strict.ll | 10 + llvm/test/CodeGen/X86/fp80-strict-scalar-cmp.ll | 56 + llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 61 + llvm/test/CodeGen/X86/inalloca-regparm.ll | 2 +- llvm/test/CodeGen/X86/invalid-liveness.mir | 2 +- llvm/test/CodeGen/X86/label-redefinition.ll | 2 +- llvm/test/CodeGen/X86/llc-print-machineinstrs.mir | 2 +- llvm/test/CodeGen/X86/macho-comdat.ll | 2 +- llvm/test/CodeGen/X86/named-reg-alloc.ll | 4 +- llvm/test/CodeGen/X86/named-reg-notareg.ll | 4 +- llvm/test/CodeGen/X86/nonconst-static-ev.ll | 2 +- llvm/test/CodeGen/X86/nonconst-static-iv.ll | 2 +- llvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll | 2 +- llvm/test/CodeGen/X86/scalar-int-to-fp.ll | 176 +- llvm/test/CodeGen/X86/segmented-stacks.ll | 4 +- llvm/test/CodeGen/X86/vec-strict-128.ll | 6 + llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 42 + llvm/test/CodeGen/X86/vec-strict-fptoint-256.ll | 30 + llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll | 18 + llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 12 + llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 7 + llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 14 + .../X86/vector-constrained-fp-intrinsics.ll | 28 + llvm/test/CodeGen/XCore/alignment.ll | 2 +- llvm/test/CodeGen/XCore/codemodel.ll | 6 +- llvm/test/CodeGen/XCore/section-name.ll | 2 +- .../test/DebugInfo/COFF/types-recursive-unnamed.ll | 2 +- llvm/test/LTO/X86/attrs.ll | 2 +- .../ARM/AlignedBundling/illegal-subtarget-change.s | 2 +- llvm/test/MC/ARM/Windows/invalid-relocation.s | 2 +- llvm/test/MC/ARM/preserve-comments-arm.s | 2 +- llvm/test/MC/AsmParser/preserve-comments.s | 2 +- llvm/test/MC/COFF/section-comdat-conflict.s | 2 +- llvm/test/MC/COFF/section-comdat-conflict2.s | 2 +- llvm/test/MC/Disassembler/AMDGPU/si-support.txt | 2 +- llvm/test/MC/ELF/ARM/bss-non-zero-value.s | 2 +- llvm/test/MC/ELF/common-error3.s | 4 +- llvm/test/MC/ELF/section-numeric-invalid-type.s | 2 +- llvm/test/MC/MachO/variable-errors.s | 2 +- llvm/test/MC/Mips/micromips64-unsupported.s | 8 +- llvm/test/MC/Mips/micromips64r6-unsupported.s | 2 +- llvm/test/MC/Mips/nooddspreg-cmdarg.s | 4 +- llvm/test/MC/PowerPC/ppc64-localentry-error1.s | 4 +- llvm/test/MC/PowerPC/ppc64-localentry-error2.s | 4 +- llvm/test/MC/PowerPC/pr24686.s | 2 +- llvm/test/MC/RISCV/mattr-invalid-combination.s | 2 +- llvm/test/MC/WebAssembly/blockaddress.ll | 2 +- .../MC/WebAssembly/data-symbol-in-text-section.ll | 2 +- .../AlignedBundling/bundle-group-too-large-error.s | 4 +- .../X86/AlignedBundling/bundle-lock-option-error.s | 2 +- .../bundle-subtarget-change-error.s | 4 +- .../lock-without-bundle-mode-error.s | 2 +- .../AlignedBundling/switch-section-locked-error.s | 2 +- .../AlignedBundling/unlock-without-lock-error.s | 2 +- llvm/test/MC/X86/check-end-of-data-region.s | 2 +- llvm/test/MC/X86/encoder-fail.s | 2 +- llvm/test/MC/X86/invalid-sleb.s | 2 +- llvm/test/MC/X86/reloc-bss.s | 2 +- llvm/test/MachineVerifier/live-ins-01.mir | 2 +- llvm/test/MachineVerifier/live-ins-02.mir | 2 +- llvm/test/MachineVerifier/live-ins-03.mir | 2 +- llvm/test/MachineVerifier/test_copy.mir | 2 +- .../MachineVerifier/test_copy_mismatch_types.mir | 2 +- llvm/test/MachineVerifier/test_g_add.mir | 2 +- llvm/test/MachineVerifier/test_g_addrspacecast.mir | 2 +- llvm/test/MachineVerifier/test_g_bitcast.mir | 2 +- llvm/test/MachineVerifier/test_g_brjt.mir | 2 +- llvm/test/MachineVerifier/test_g_build_vector.mir | 2 +- .../MachineVerifier/test_g_build_vector_trunc.mir | 2 +- .../test/MachineVerifier/test_g_concat_vectors.mir | 2 +- llvm/test/MachineVerifier/test_g_constant.mir | 2 +- .../test/MachineVerifier/test_g_dyn_stackalloc.mir | 2 +- llvm/test/MachineVerifier/test_g_extract.mir | 2 +- llvm/test/MachineVerifier/test_g_fcmp.mir | 2 +- llvm/test/MachineVerifier/test_g_fconstant.mir | 2 +- llvm/test/MachineVerifier/test_g_icmp.mir | 2 +- llvm/test/MachineVerifier/test_g_insert.mir | 2 +- llvm/test/MachineVerifier/test_g_intrinsic.mir | 2 +- .../test_g_intrinsic_w_side_effects.mir | 2 +- llvm/test/MachineVerifier/test_g_inttoptr.mir | 2 +- llvm/test/MachineVerifier/test_g_jump_table.mir | 2 +- llvm/test/MachineVerifier/test_g_load.mir | 2 +- llvm/test/MachineVerifier/test_g_merge_values.mir | 2 +- llvm/test/MachineVerifier/test_g_phi.mir | 2 +- llvm/test/MachineVerifier/test_g_ptr_add.mir | 2 +- llvm/test/MachineVerifier/test_g_ptrtoint.mir | 2 +- llvm/test/MachineVerifier/test_g_select.mir | 2 +- llvm/test/MachineVerifier/test_g_sext_inreg.mir | 2 +- llvm/test/MachineVerifier/test_g_sextload.mir | 2 +- .../test/MachineVerifier/test_g_shuffle_vector.mir | 2 +- llvm/test/MachineVerifier/test_g_store.mir | 2 +- llvm/test/MachineVerifier/test_g_trunc.mir | 2 +- llvm/test/MachineVerifier/test_g_zextload.mir | 2 +- .../MachineVerifier/test_memccpy_intrinsics.mir | 2 +- .../MachineVerifier/test_phis_precede_nonphis.mir | 2 +- .../verifier-generic-extend-truncate.mir | 2 +- .../MachineVerifier/verifier-generic-types-1.mir | 2 +- .../MachineVerifier/verifier-generic-types-2.mir | 2 +- ...r-implicit-virtreg-invalid-physreg-liveness.mir | 2 +- llvm/test/MachineVerifier/verifier-phi-fail0.mir | 2 +- .../verifier-pseudo-terminators.mir | 2 +- .../MachineVerifier/verify-regbankselected.mir | 2 +- llvm/test/MachineVerifier/verify-regops.mir | 2 +- llvm/test/MachineVerifier/verify-selected.mir | 2 +- llvm/test/Object/coff-invalid.test | 2 +- llvm/test/Object/elf-invalid-phdr.test | 4 +- llvm/test/Object/invalid.test | 2 +- llvm/test/Object/wasm-invalid-file.yaml | 2 +- llvm/test/Object/wasm-string-outside-section.test | 2 +- llvm/test/Other/close-stderr.ll | 13 + llvm/test/Other/opt-O2-pipeline.ll | 2 + llvm/test/Other/opt-O3-pipeline.ll | 2 + llvm/test/Other/opt-Os-pipeline.ll | 2 + llvm/test/Other/opt-override-frame-pointer.ll | 50 + llvm/test/Other/optimization-remarks-inline.ll | 2 +- .../TableGen/GlobalISelEmitter-input-discard.td | 32 + llvm/test/TableGen/HwModeSelect.td | 2 +- .../Transforms/BlockExtractor/invalid-block.ll | 2 +- .../Transforms/BlockExtractor/invalid-function.ll | 2 +- .../test/Transforms/BlockExtractor/invalid-line.ll | 2 +- .../test/Transforms/DeadStoreElimination/simple.ll | 4 +- .../Transforms/FunctionImport/not-prevailing.ll | 2 +- llvm/test/Transforms/GCOVProfiling/version.ll | 4 +- llvm/test/Transforms/GVN/PRE/load-pre-align.ll | 1 + llvm/test/Transforms/GVN/PRE/local-pre.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-basic-add.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-gep-load.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-load.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-single-pred.ll | 1 + .../InstCombine/AMDGPU/amdgcn-intrinsics.ll | 80 +- .../Transforms/InstCombine/limit-max-iterations.ll | 2 +- .../Transforms/InstCombine/malloc-free-delete.ll | 2 +- .../Transforms/JumpThreading/thread-two-bbs1.ll | 59 + .../Transforms/JumpThreading/thread-two-bbs2.ll | 56 + .../Transforms/JumpThreading/thread-two-bbs3.ll | 39 + llvm/test/Transforms/LoopUnroll/opt-levels.ll | 47 + .../Transforms/LoopUnroll/peel-loop-conditions.ll | 117 +- llvm/test/Transforms/LoopUnroll/peel-loop-nests.ll | 155 - .../test/Transforms/LoopUnrollAndJam/opt-levels.ll | 61 + .../extractvalue-no-scalarization-required.ll | 3 + .../Transforms/LoopVectorize/{X86 => }/assume.ll | 63 +- llvm/test/Transforms/ObjCARC/nested.ll | 2 +- .../Inputs/indirect-call.compact.afdo | Bin 533 -> 574 bytes .../SampleProfile/Inputs/indirect-call.prof | 5 + .../test/Transforms/SampleProfile/indirect-call.ll | 21 + .../SampleProfile/inline-callee-update.ll | 7 +- .../StructurizeCFG/rebuild-ssa-infinite-loop.ll | 7 +- llvm/test/tools/llc/aix-pic-setting.ll | 9 + llvm/test/tools/llvm-lto2/X86/pipeline.ll | 4 +- .../tools/llvm-readobj/COFF/arm64-many-epilogs.s | 2 +- .../tools/llvm-readobj/COFF/arm64-win-error2.s | 2 +- .../AArch64/extract-instrmap-aarch64-mangled.test | 14 + llvm/tools/llc/llc.cpp | 11 +- llvm/tools/llvm-nm/llvm-nm.cpp | 11 +- llvm/tools/llvm-xray/xray-extract.cpp | 10 +- llvm/unittests/ADT/PointerEmbeddedIntTest.cpp | 4 +- llvm/unittests/ADT/PointerIntPairTest.cpp | 32 +- llvm/unittests/Analysis/VectorFunctionABITest.cpp | 24 +- llvm/unittests/IR/ConstantsTest.cpp | 18 +- .../unittests/Target/PowerPC/AIXRelocModelTest.cpp | 39 + llvm/unittests/Target/PowerPC/CMakeLists.txt | 21 + .../llvm-exegesis/Mips/BenchmarkResultTest.cpp | 15 +- .../tools/llvm-exegesis/Mips/CMakeLists.txt | 1 + .../llvm-exegesis/Mips/RegisterAliasingTest.cpp | 74 + .../llvm-exegesis/Mips/SnippetGeneratorTest.cpp | 22 +- .../tools/llvm-exegesis/Mips/TargetTest.cpp | 19 +- llvm/unittests/tools/llvm-exegesis/Mips/TestBase.h | 42 + llvm/utils/GetRepositoryPath | 27 - llvm/utils/TableGen/GlobalISelEmitter.cpp | 4 + llvm/utils/gn/build/write_vcsrevision.gni | 12 +- llvm/utils/gn/build/write_vcsrevision.py | 53 +- .../clang-tools-extra/clang-tidy/utils/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 4 +- llvm/utils/gn/secondary/lld/Common/BUILD.gn | 19 +- .../gn/secondary/lld/include/lld/Common/BUILD.gn | 10 +- .../gn/secondary/llvm/lib/Target/X86/BUILD.gn | 1 + .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/BUILD.gn | 5 +- .../llvm/unittests/Target/PowerPC/BUILD.gn | 15 + .../unittests/tools/llvm-exegesis/Mips/BUILD.gn | 1 + mlir/docs/LangRef.md | 2 +- mlir/docs/Tutorials/Toy/Ch-2.md | 2 +- mlir/docs/Tutorials/Toy/Ch-5.md | 4 +- mlir/docs/Tutorials/Toy/Ch-6.md | 4 +- .../mlir/Dialect/SPIRV/SPIRVAvailability.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 2 +- mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 2 +- mlir/include/mlir/EDSC/Builders.h | 13 + mlir/include/mlir/IR/Attributes.h | 4 +- mlir/include/mlir/IR/Function.h | 2 +- mlir/include/mlir/IR/Identifier.h | 2 +- mlir/include/mlir/IR/Location.h | 6 +- mlir/include/mlir/IR/Module.h | 2 +- mlir/include/mlir/IR/OperationSupport.h | 6 +- mlir/include/mlir/IR/Types.h | 2 +- mlir/include/mlir/IR/Value.h | 2 +- .../lib/Dialect/GPU/Transforms/MemoryPromotion.cpp | 2 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 12 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 2 +- mlir/lib/EDSC/Builders.cpp | 33 + mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 71 +- mlir/test/EDSC/builder-api-test.cpp | 6 +- mlir/test/Target/llvmir-invalid.mlir | 10 +- mlir/test/Target/llvmir.mlir | 19 + mlir/test/lib/Transforms/CMakeLists.txt | 1 - mlir/test/lib/Transforms/TestLinalgTransforms.cpp | 1 - mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 24 +- mlir/utils/spirv/define_inst.sh | 2 +- openmp/tools/archer/ompt-tsan.cpp | 9 +- polly/include/polly/CodeGen/IslExprBuilder.h | 2 +- 790 files changed, 20074 insertions(+), 21284 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/utils/RenamerClangTidyCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/utils/RenamerClangTidyCheck.h create mode 100644 clang/include/clang/Basic/BuiltinsHexagonDep.def create mode 100644 clang/test/CodeGenHIP/printf-aggregate.cpp create mode 100644 clang/test/CodeGenHIP/printf.cpp create mode 100644 clang/test/Driver/hip-printf.hip delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/A.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/B.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/C.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/module.modulemap delete mode 100644 clang/test/Modules/implicit-invalidate-chain.c create mode 100644 compiler-rt/lib/scudo/standalone/memtag.h delete mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/data-format [...] delete mode 100644 lldb/scripts/swig_bot_lib/__init__.py create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/CMakeLists.txt create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/SymbolVendorWasm.h create mode 100644 lldb/test/Shell/ObjectFile/wasm/unified-debug-sections.yaml copy llvm/include/llvm/IR/{IntrinsicsHexagon.td => IntrinsicsHexagonDep.td} (76%) create mode 100644 llvm/include/llvm/Transforms/Utils/AMDGPUEmitPrintf.h create mode 100644 llvm/lib/Target/X86/X86InsertWait.cpp create mode 100644 llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-atomic-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-load-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-store-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/fastisel-debugvalue-undef.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sext-inreg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.barrier.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.init.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.br.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.rel [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.v.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn-buffer [...] create mode 100644 llvm/test/CodeGen/Hexagon/feature-compound.ll create mode 100644 llvm/test/CodeGen/VE/constants_i64.ll create mode 100644 llvm/test/Other/close-stderr.ll create mode 100644 llvm/test/Other/opt-override-frame-pointer.ll create mode 100644 llvm/test/TableGen/GlobalISelEmitter-input-discard.td create mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs1.ll create mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs2.ll create mode 100644 llvm/test/Transforms/JumpThreading/thread-two-bbs3.ll create mode 100644 llvm/test/Transforms/LoopUnroll/opt-levels.ll delete mode 100644 llvm/test/Transforms/LoopUnroll/peel-loop-nests.ll create mode 100644 llvm/test/Transforms/LoopUnrollAndJam/opt-levels.ll rename llvm/test/Transforms/LoopVectorize/{X86 => }/assume.ll (56%) create mode 100644 llvm/test/tools/llc/aix-pic-setting.ll create mode 100644 llvm/test/tools/llvm-xray/AArch64/extract-instrmap-aarch64-mang [...] create mode 100644 llvm/unittests/Target/PowerPC/AIXRelocModelTest.cpp create mode 100644 llvm/unittests/Target/PowerPC/CMakeLists.txt create mode 100644 llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp create mode 100644 llvm/unittests/tools/llvm-exegesis/Mips/TestBase.h delete mode 100755 llvm/utils/GetRepositoryPath create mode 100644 llvm/utils/gn/secondary/llvm/unittests/Target/PowerPC/BUILD.gn -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (451eaa9b -> cfb82366)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 451eaa9b 0: update: llvm-linux: all new cfb82366 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (451eaa9b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 216 +- 02-build_llvm/console.log | 12647 +++++++++++++++++------------------ 03-build_linux/console.log | 830 +-- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 16 +- console.log | 13734 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 13722 insertions(+), 13745 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (f5ae2ea6347a -> f4353c3e2aaf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/linux. from f5ae2ea6347a Fix built-in early-load Intel microcode alignment adds dfb9a8857f4d platform/chrome: wilco_ec: Fix keyboard backlight probing adds 0c99ee44b892 Merge tag 'tag-chrome-platform-fixes-for-v5.5-rc7' of git: [...] adds 57388a2ccb6c cpuidle: teo: Fix intervals[] array indexing bug adds f4353c3e2aaf Merge tag 'pm-5.5-rc7' of git://git.kernel.org/pub/scm/lin [...] No new revisions were added by this update. Summary of changes: drivers/cpuidle/governors/teo.c | 2 +- drivers/platform/chrome/wilco_ec/keyboard_leds.c | 28 +++++++++++++++++------- 2 files changed, 21 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (03647d2e261 -> 1113de9499d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/gcc. from 03647d2e261 Daily bump. adds c35a3046247 PR93253 – Document BOZ changes, make it friendlier in legacy code adds 5c06093ce90 aarch64: Fix BE SVE mode punning involving floats adds 3b5757ea87a Work around array out of bounds warning in mkdeps adds f7dff7699fd PR tree-optimization/92429 do not fold when updating epilog [...] adds 2588197b6c2 contrib: Verify the id to be printed is ancestor of the cor [...] adds 55c7ffae702 Fix uninitialized field in expand_operand. adds 7c6056d52ef Uninitialized padding in struct _dep. adds 2db99ef7896 Fix value numbering dealing with reverse byte order adds 1c2755a6a6b Fix spacing in a dump in value-prof.c. adds 545f5fad17f contrib: Check and if needed set user.name and user.email i [...] adds 8c197c851e7 [GCC][PATCH][AArch64]Add ACLE intrinsics for dot product (u [...] adds d916538965e libstdc++: Improve unordered containers == operator (PR 91263) adds f275d73a57f [GCC][PATCH][AArch64]Add ACLE intrinsics for bfdot for ARMv [...] adds 7aa4e0db959 gcc-git-customization.sh: avoid double expansion adds 66aae15b4ed gcc-git-customization.sh: Avoid double expansion adds e953433f089 [PATCH, GCC/ARM, 1/10] Fix -mcmse check in libgcc adds e27cf2e3726 [PATCH, GCC/ARM, 2/10] Add command line support for Armv8.1 [...] adds e0e4be48a98 [PATCH, GCC/ARM, 3/10] Save/restore FPCXTNS in nsentry functions adds 9722215a027 [PATCH, GCC/ARM, 4/10] Clear GPR with CLRM adds 0b1c7b27a7d [PATCH, GCC/ARM, 5/10] Clear VFP registers with VSCCLRM adds 2d924ca6203 [PATCH, GCC/ARM, 6/10] Clear GPRs inline when calling nscal [...] adds 1e4f3696a24 [PATCH, GCC/ARM, 7/10] Clear all VFP regs inline in hardflo [...] adds 0ab81d9cc73 [PATCH, GCC/ARM, 8/10] Do lazy store & load inline when cal [...] adds a464ffc2156 [PATCH, GCC/ARM, 9/10] Call nscall function with blxns adds 4747e2ccec9 [PATCH, GCC/ARM, 10/10] Enable -mcmse adds 7b4c373beb3 Add CLI and multilib support for Armv8.1-M Mainline MVE extensions adds 2e87b2f4121 [GCC][PATCH][ARM] Add Bfloat16_t scalar type, vector types [...] adds 3ea9140170b [GCC][PATCH][ARM] Add Bfloat16_t scalar type, vector types [...] adds 98d56ea8900 libstdc++: std::ctype fixes for recent versions of NetBSD adds f48c6014133 Fix noreorder symbol partitioning reversion. adds 801f5b96775 PR c++/93280 - ICE with aggregate assignment and DMI. adds f5b25e15165 Make profile estimation more precise adds 852f0ae8055 Fix ICE caused by swallowing a token in c_parser_consume_token adds b6a0ebd1920 Extern -param=max-predicted-iterations range. adds 1113de9499d Daily bump. No new revisions were added by this update. Summary of changes: contrib/ChangeLog | 16 + contrib/gcc-git-customization.sh | 67 ++- gcc/ChangeLog | 255 +++++++++ gcc/DATESTAMP | 2 +- gcc/c/ChangeLog | 6 + gcc/c/c-parser.c | 6 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-builtins.c | 45 +- gcc/config/aarch64/aarch64-simd-builtins.def | 10 + gcc/config/aarch64/aarch64-simd.md | 66 +++ gcc/config/aarch64/aarch64.c | 4 +- gcc/config/aarch64/arm_neon.h | 134 +++++ gcc/config/aarch64/iterators.md | 17 + gcc/config/arm/arm-builtins.c | 33 +- gcc/config/arm/arm-cpus.in | 48 +- gcc/config/arm/arm-modes.def | 5 + gcc/config/arm/arm-protos.h | 1 + gcc/config/arm/arm-simd-builtin-types.def | 2 + gcc/config/arm/arm-tables.opt | 2 +- gcc/config/arm/arm.c | 623 +++++++++++++++++---- gcc/config/arm/arm.h | 41 +- gcc/config/arm/arm.md | 56 +- gcc/config/arm/arm_bf16.h | 41 ++ gcc/config/arm/arm_neon.h | 4 + gcc/config/arm/iterators.md | 22 +- gcc/config/arm/neon.md | 8 +- gcc/config/arm/predicates.md | 12 + gcc/config/arm/t-rmprofile | 17 +- gcc/config/arm/thumb2.md | 66 ++- gcc/config/arm/unspecs.md | 8 + gcc/config/arm/vfp.md | 162 ++++-- gcc/cp/ChangeLog | 6 + gcc/cp/init.c | 4 + gcc/cp/typeck2.c | 3 - gcc/doc/invoke.texi | 24 + gcc/fortran/ChangeLog | 12 + gcc/fortran/check.c | 7 +- gcc/fortran/gfortran.texi | 7 +- gcc/fortran/lang.opt | 2 +- gcc/fortran/primary.c | 2 +- gcc/ipa-fnsummary.c | 2 +- gcc/lto/ChangeLog | 6 + gcc/lto/lto-partition.c | 3 + gcc/optabs.h | 1 + gcc/params.opt | 2 +- gcc/predict.c | 102 ++-- gcc/profile-count.c | 9 + gcc/profile-count.h | 5 +- gcc/sched-deps.c | 1 + gcc/sched-int.h | 2 + gcc/testsuite/ChangeLog | 334 +++++++++++ gcc/testsuite/c-c++-common/pr92833-1.c | 4 + gcc/testsuite/c-c++-common/pr92833-2.c | 4 + gcc/testsuite/c-c++-common/pr92833-3.c | 4 + gcc/testsuite/c-c++-common/pr92833-4.c | 7 + gcc/testsuite/g++.dg/abi/mangle-neon.C | 5 + gcc/testsuite/g++.dg/ext/arm-bf16/bf16-mangle-1.C | 13 + .../g++.target/arm/bfloat_cpp_typecheck.C | 14 + .../aarch64/advsimd-intrinsics/bfdot-1.c | 91 +++ .../aarch64/advsimd-intrinsics/bfdot-2.c | 91 +++ .../aarch64/advsimd-intrinsics/bfdot-3.c | 28 + .../aarch64/advsimd-intrinsics/vdot-3-1.c | 136 +++++ .../aarch64/advsimd-intrinsics/vdot-3-2.c | 137 +++++ .../aarch64/advsimd-intrinsics/vdot-3-3.c | 31 + .../aarch64/advsimd-intrinsics/vdot-3-4.c | 31 + gcc/testsuite/gcc.target/arm/bfloat16_scalar_1_1.c | 118 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_1_2.c | 119 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_2_1.c | 124 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_2_2.c | 124 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_3_1.c | 119 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_3_2.c | 119 ++++ gcc/testsuite/gcc.target/arm/bfloat16_scalar_4.c | 16 + .../gcc.target/arm/bfloat16_scalar_typecheck.c | 219 ++++++++ gcc/testsuite/gcc.target/arm/bfloat16_simd_1_1.c | 91 +++ gcc/testsuite/gcc.target/arm/bfloat16_simd_1_2.c | 93 +++ gcc/testsuite/gcc.target/arm/bfloat16_simd_2_1.c | 97 ++++ gcc/testsuite/gcc.target/arm/bfloat16_simd_2_2.c | 97 ++++ gcc/testsuite/gcc.target/arm/bfloat16_simd_3_1.c | 93 +++ gcc/testsuite/gcc.target/arm/bfloat16_simd_3_2.c | 94 ++++ .../gcc.target/arm/bfloat16_vector_typecheck_1.c | 263 +++++++++ .../gcc.target/arm/bfloat16_vector_typecheck_2.c | 252 +++++++++ gcc/testsuite/gcc.target/arm/cmse/bitfield-1.c | 4 + gcc/testsuite/gcc.target/arm/cmse/bitfield-2.c | 4 + gcc/testsuite/gcc.target/arm/cmse/bitfield-3.c | 5 +- gcc/testsuite/gcc.target/arm/cmse/cmse-1.c | 18 +- gcc/testsuite/gcc.target/arm/cmse/cmse-14.c | 15 +- gcc/testsuite/gcc.target/arm/cmse/cmse-15.c | 7 +- gcc/testsuite/gcc.target/arm/cmse/cmse.exp | 43 +- .../gcc.target/arm/cmse/mainline/8_1m/bitfield-4.c | 25 + .../gcc.target/arm/cmse/mainline/8_1m/bitfield-5.c | 23 + .../gcc.target/arm/cmse/mainline/8_1m/bitfield-6.c | 26 + .../gcc.target/arm/cmse/mainline/8_1m/bitfield-7.c | 23 + .../gcc.target/arm/cmse/mainline/8_1m/bitfield-8.c | 26 + .../gcc.target/arm/cmse/mainline/8_1m/bitfield-9.c | 20 + .../arm/cmse/mainline/8_1m/bitfield-and-union.c | 30 + .../arm/cmse/mainline/8_1m/hard-sp/cmse-13.c | 30 + .../arm/cmse/mainline/8_1m/hard-sp/cmse-5.c | 12 + .../arm/cmse/mainline/8_1m/hard-sp/cmse-7.c | 26 + .../arm/cmse/mainline/8_1m/hard-sp/cmse-8.c | 28 + .../arm/cmse/mainline/8_1m/hard/cmse-13.c | 32 ++ .../arm/cmse/mainline/8_1m/hard/cmse-5.c | 12 + .../arm/cmse/mainline/8_1m/hard/cmse-7.c | 26 + .../arm/cmse/mainline/8_1m/hard/cmse-8.c | 27 + .../arm/cmse/mainline/8_1m/soft/cmse-13.c | 29 + .../arm/cmse/mainline/8_1m/soft/cmse-5.c | 13 + .../arm/cmse/mainline/8_1m/soft/cmse-7.c | 26 + .../arm/cmse/mainline/8_1m/soft/cmse-8.c | 28 + .../arm/cmse/mainline/8_1m/softfp-sp/cmse-5.c | 14 + .../arm/cmse/mainline/8_1m/softfp-sp/cmse-7.c | 25 + .../arm/cmse/mainline/8_1m/softfp-sp/cmse-8.c | 27 + .../arm/cmse/mainline/8_1m/softfp/cmse-13.c | 28 + .../arm/cmse/mainline/8_1m/softfp/cmse-5.c | 13 + .../arm/cmse/mainline/8_1m/softfp/cmse-7.c | 25 + .../arm/cmse/mainline/8_1m/softfp/cmse-8.c | 27 + .../gcc.target/arm/cmse/mainline/8_1m/union-1.c | 23 + .../gcc.target/arm/cmse/mainline/8_1m/union-2.c | 27 + .../arm/cmse/mainline/{ => 8m}/bitfield-4.c | 2 +- .../arm/cmse/mainline/{ => 8m}/bitfield-5.c | 3 +- .../arm/cmse/mainline/{ => 8m}/bitfield-6.c | 2 +- .../arm/cmse/mainline/{ => 8m}/bitfield-7.c | 3 +- .../arm/cmse/mainline/{ => 8m}/bitfield-8.c | 2 +- .../arm/cmse/mainline/{ => 8m}/bitfield-9.c | 2 +- .../cmse/mainline/{ => 8m}/bitfield-and-union.c | 2 +- .../arm/cmse/mainline/{ => 8m}/hard-sp/cmse-13.c | 5 +- .../arm/cmse/mainline/{ => 8m}/hard-sp/cmse-5.c | 4 +- .../arm/cmse/mainline/{ => 8m}/hard-sp/cmse-7.c | 5 +- .../arm/cmse/mainline/{ => 8m}/hard-sp/cmse-8.c | 4 +- .../arm/cmse/mainline/{ => 8m}/hard/cmse-13.c | 4 +- .../arm/cmse/mainline/{ => 8m}/hard/cmse-5.c | 4 +- .../arm/cmse/mainline/{ => 8m}/hard/cmse-7.c | 5 +- .../arm/cmse/mainline/{ => 8m}/hard/cmse-8.c | 4 +- .../arm/cmse/mainline/{ => 8m}/soft/cmse-13.c | 5 +- .../arm/cmse/mainline/{ => 8m}/soft/cmse-5.c | 5 +- .../arm/cmse/mainline/{ => 8m}/soft/cmse-7.c | 5 +- .../arm/cmse/mainline/{ => 8m}/soft/cmse-8.c | 4 +- .../arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-5.c | 4 +- .../arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-7.c | 5 +- .../arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-8.c | 4 +- .../arm/cmse/mainline/{ => 8m}/softfp/cmse-13.c | 10 +- .../arm/cmse/mainline/{ => 8m}/softfp/cmse-5.c | 4 +- .../arm/cmse/mainline/{ => 8m}/softfp/cmse-7.c | 5 +- .../arm/cmse/mainline/{ => 8m}/softfp/cmse-8.c | 4 +- .../arm/cmse/mainline/{ => 8m}/union-1.c | 3 +- .../arm/cmse/mainline/{ => 8m}/union-2.c | 2 +- gcc/testsuite/gcc.target/arm/cmse/struct-1.c | 6 +- gcc/testsuite/gcc.target/arm/multilib.exp | 21 + gcc/testsuite/gfortran.dg/boz_7.f90 | 2 +- gcc/testsuite/lib/target-supports.exp | 16 +- gcc/tree-ssa-loop-niter.c | 7 +- gcc/tree-ssa-loop-niter.h | 2 +- gcc/tree-ssa-sccvn.c | 2 + gcc/tree-vect-loop.c | 7 +- gcc/value-prof.c | 4 +- libcpp/mkdeps.c | 2 +- libgcc/ChangeLog | 6 + libgcc/config/arm/t-arm | 2 +- libstdc++-v3/ChangeLog | 31 + libstdc++-v3/config/os/bsd/netbsd/ctype_base.h | 40 +- .../config/os/bsd/netbsd/ctype_configure_char.cc | 12 +- libstdc++-v3/config/os/bsd/netbsd/ctype_inline.h | 2 +- libstdc++-v3/include/bits/hashtable.h | 7 + libstdc++-v3/include/bits/hashtable_policy.h | 127 ++--- .../unordered_multiset/operators/1.cc | 56 ++ .../23_containers/unordered_set/operators/1.cc | 48 ++ 164 files changed, 5743 insertions(+), 484 deletions(-) create mode 100644 gcc/config/arm/arm_bf16.h create mode 100644 gcc/testsuite/c-c++-common/pr92833-1.c create mode 100644 gcc/testsuite/c-c++-common/pr92833-2.c create mode 100644 gcc/testsuite/c-c++-common/pr92833-3.c create mode 100644 gcc/testsuite/c-c++-common/pr92833-4.c create mode 100644 gcc/testsuite/g++.dg/ext/arm-bf16/bf16-mangle-1.C create mode 100644 gcc/testsuite/g++.target/arm/bfloat_cpp_typecheck.C create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfdot-1.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfdot-2.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfdot-3.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vdot-3-1.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vdot-3-2.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vdot-3-3.c create mode 100755 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vdot-3-4.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_1_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_1_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_2_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_2_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_3_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_3_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_4.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_scalar_typecheck.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_1_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_1_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_2_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_2_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_3_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_simd_3_2.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_vector_typecheck_1.c create mode 100644 gcc/testsuite/gcc.target/arm/bfloat16_vector_typecheck_2.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-4.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-6.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-9.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/bitfield-and-union.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard-sp/cmse-13.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard-sp/cmse-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard-sp/cmse-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard-sp/cmse-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard/cmse-13.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard/cmse-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard/cmse-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/hard/cmse-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/soft/cmse-13.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/soft/cmse-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/soft/cmse-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/soft/cmse-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp-sp/cmse-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp-sp/cmse-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp-sp/cmse-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp/cmse-13.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp/cmse-5.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp/cmse-7.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/softfp/cmse-8.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/union-1.c create mode 100644 gcc/testsuite/gcc.target/arm/cmse/mainline/8_1m/union-2.c rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-4.c (95%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-5.c (95%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-6.c (96%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-7.c (95%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-8.c (96%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-9.c (94%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/bitfield-and-union.c (95%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard-sp/cmse-13.c (91%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard-sp/cmse-5.c (93%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard-sp/cmse-7.c (91%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard-sp/cmse-8.c (91%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard/cmse-13.c (90%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard/cmse-5.c (91%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard/cmse-7.c (88%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/hard/cmse-8.c (88%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/soft/cmse-13.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/soft/cmse-5.c (79%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/soft/cmse-7.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/soft/cmse-8.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-5.c (93%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-7.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp-sp/cmse-8.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp/cmse-13.c (65%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp/cmse-5.c (91%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp/cmse-7.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/softfp/cmse-8.c (82%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/union-1.c (95%) rename gcc/testsuite/gcc.target/arm/cmse/mainline/{ => 8m}/union-2.c (96%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (c96d7e0462 -> bf8e4b6c81)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/binutils-gdb. from c96d7e0462 Automatic date update in version.in adds 4814632e69 x86: VPEXTRQ/VPINSRQ are unavailable outside of 64-bit mode adds 9cf70a448b x86: add a few more missing VexWIG adds d0849eed78 x86: drop stale Vec_Imm4 related comment adds 45a4bb2010 x86: drop found_cpu_match local variable adds 0c3d948509 MSP430: Add input section rules for .upper sections to defau [...] adds 6d0be74bfa MSP430: Remove unused linker script template elf32msp430_3.sc adds 2da2eaf4ce [binutils][arm] PR25376 Change MVE into a CORE_HIGH feature adds 3112ed9799 Support for DWARF5 location lists entries adds 701adfb009 [gdb] Move ChangeLog entries to their right files adds 790f17188a Ensure proc-service symbols have default visibility (PR buil [...] adds e0cdfe3c14 Add type for $_tlb->process_environment_block->process_parameters adds 40c9409927 Fix some spelling errors. adds bf8e4b6c81 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gas/ChangeLog | 21 + gas/config/tc-arm.c | 13 +- gas/config/tc-i386.c | 10 +- gas/testsuite/gas/i386/avx512dq-inval.l | 13 + gas/testsuite/gas/i386/avx512dq-inval.s | 22 + gas/testsuite/gas/i386/i386.exp | 1 + gdb/ChangeLog | 30 ++ gdb/ChangeLog-1992 | 43 -- gdb/ChangeLog-1993 | 52 +-- gdb/ChangeLog-1995 | 3 - gdb/ChangeLog-1996 | 8 +- gdb/ChangeLog-1998 | 6 +- gdb/ChangeLog-1999 | 15 +- gdb/ChangeLog-2000 | 8 +- gdb/ChangeLog-2001 | 8 +- gdb/ChangeLog-2002 | 30 +- gdb/ChangeLog-2003 | 10 +- gdb/ChangeLog-2004 | 8 +- gdb/ChangeLog-2005 | 1 - gdb/ChangeLog-2006 | 19 +- gdb/ChangeLog-2007 | 12 +- gdb/ChangeLog-2008 | 9 +- gdb/ChangeLog-2009 | 14 +- gdb/ChangeLog-2010 | 10 +- gdb/ChangeLog-2011 | 20 +- gdb/ChangeLog-2012 | 8 +- gdb/ChangeLog-2013 | 6 +- gdb/ChangeLog-2014 | 9 +- gdb/ChangeLog-2015 | 35 +- gdb/ChangeLog-2016 | 4 +- gdb/ChangeLog-2017 | 19 +- gdb/ChangeLog-2018 | 56 ++- gdb/ChangeLog-2019 | 74 ++-- gdb/btrace.c | 4 +- gdb/charset.c | 2 +- gdb/doc/ChangeLog | 217 ++++++++++ gdb/dwarf2loc.c | 39 ++ gdb/nat/linux-btrace.c | 2 +- gdb/python/py-record-btrace.c | 2 +- gdb/record-btrace.c | 2 +- gdb/testsuite/ChangeLog | 15 + gdb/testsuite/ChangeLog-1993-2013 | 52 ++- gdb/testsuite/lib/gdb.exp | 2 +- gdb/windows-tdep.c | 61 ++- gdbsupport/gdb_proc_service.h | 29 ++ include/ChangeLog | 8 + include/opcode/arm.h | 7 +- ld/ChangeLog | 11 + ld/scripttempl/elf32msp430.sc | 8 + ld/scripttempl/elf32msp430_3.sc | 224 ---------- ld/testsuite/ld-msp430-elf/msp430-elf.exp | 2 + ld/testsuite/ld-msp430-elf/upper-input-sections.s | 33 ++ opcodes/ChangeLog | 27 ++ opcodes/arm-dis.c | 471 +++++++++++----------- opcodes/i386-opc.tbl | 26 +- opcodes/i386-tbl.h | 32 +- 57 files changed, 1047 insertions(+), 828 deletions(-) create mode 100644 gas/testsuite/gas/i386/avx512dq-inval.l create mode 100644 gas/testsuite/gas/i386/avx512dq-inval.s delete mode 100644 ld/scripttempl/elf32msp430_3.sc create mode 100644 ld/testsuite/ld-msp430-elf/upper-input-sections.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2020