Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (aef397a154 -> ef3df11042)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/binutils-gdb. from aef397a154 Non-contiguous memory regions support: Fix testcases after p [...] adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp adds cdf236890c Automatic date update in version.in adds 645ba68105 setup_archive parameter mismatch adds b966f55ffa Invalid read in process_netbsd_elf_note adds 1cb7d8b1af readelf leak in process_archive adds 81a65eb338 Don't use bfd.h in binutils/elfcomm.c adds effc14f54c Additional c99 elfxx-riscv.c fix adds d8c8b84859 [gdb/testsuite] Fix gdb.opt/inline-locals.exp KFAILs adds 724fd9ba43 gdb: Restructure the completion_tracker class adds 19a2740f7f gdb: Remove C++ symbol aliases from completion list adds 6b8c53f2f1 gdb/testsuite/fortran: Add mixed language stack test adds cada5fc921 gdb: Handle W and X remote packets without giving a warning adds ef3df11042 readelf.c: Use unsigned long to iterate over num_syms No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 4 + bfd/elfxx-riscv.c | 3 +- bfd/version.h | 2 +- binutils/ChangeLog | 28 +++ binutils/elfcomm.c | 56 +++--- binutils/elfcomm.h | 6 +- binutils/readelf.c | 190 ++++++++++--------- gdb/ChangeLog | 48 +++++ gdb/completer.c | 209 ++++++++++++++++++--- gdb/completer.h | 45 +++-- gdb/remote.c | 46 ++++- gdb/symtab.c | 21 +++ gdb/testsuite/ChangeLog | 28 +++ gdb/testsuite/gdb.dwarf2/break-inline-psymtab-2.c | 33 ++++ gdb/testsuite/gdb.dwarf2/break-inline-psymtab.c | 24 +++ gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp | 36 ++++ gdb/testsuite/gdb.fortran/mixed-lang-stack.c | 37 ++++ gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp | 85 +++++++++ gdb/testsuite/gdb.fortran/mixed-lang-stack.exp | 163 ++++++++++++++++ gdb/testsuite/gdb.fortran/mixed-lang-stack.f90 | 116 ++++++++++++ .../gdb.linespec/cp-completion-aliases.cc | 73 +++++++ .../gdb.linespec/cp-completion-aliases.exp | 54 ++++++ gdb/testsuite/gdb.opt/inline-locals.exp | 26 ++- gdb/testsuite/gdb.server/exit-multiple-threads.c | 202 ++++++++++++++++++++ gdb/testsuite/gdb.server/exit-multiple-threads.exp | 136 ++++++++++++++ 25 files changed, 1491 insertions(+), 180 deletions(-) create mode 100644 gdb/testsuite/gdb.dwarf2/break-inline-psymtab-2.c create mode 100644 gdb/testsuite/gdb.dwarf2/break-inline-psymtab.c create mode 100644 gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.c create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.exp create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.f90 create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.cc create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.exp create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.c create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.exp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (73d024c6b -> ff3472c9b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/base-artifacts. discards 73d024c6b 0: update: binutils-gcc-linux: all new ff3472c9b 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (73d024c6b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 124 +- 03-build_abe-binutils/console.log | 11482 +++++------ 04-build_abe-stage1/console.log | 15754 ++++++++------- 05-build_linux/console.log | 10171 ++++++---- 06-boot_linux/console.log | 6 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 2 +- console.log | 37761 +++++++++++++++++++----------------- jenkins/manifest.sh | 16 +- regressions.txt | 2 +- results | 2 +- 12 files changed, 39960 insertions(+), 35490 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[binutils-gdb] branch master updated (ef3df11042c -> fcc7376e0a4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from ef3df11042c readelf.c: Use unsigned long to iterate over num_syms new fcc7376e0a4 Avoid get_ptrace_pid() usage on NetBSD in x86-bsd-nat.c The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/ChangeLog | 7 +++++++ gdb/x86-bsd-nat.c | 43 ++++++++++++++++++++----------------------- 2 files changed, 27 insertions(+), 23 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO updated (2773c692e8c -> 981f0802b37)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO in repository toolchain/ci/llvm-project. from 2773c692e8c Fix pessimizing move. NFC. adds e440e0a7157 Fix MemTagSanitizer docs to point at Armv8.5-A MTE adds c93f1046fc1 [X86/MC] Factor out common code [NFC] adds c140810ea15 [llvm-readobj] Include section name of notes. adds 76b9901fb15 [PGO][PGSO] Use IsColdXNthPercentile for sample PGO. adds 314b9278f09 Revert "[CGBlocks] Improve line info in backtraces containi [...] adds f9a0056016f [llvm-objdump] --syms: make flags closer to GNU objdump adds 85c0b34fc5a [GWP-ASan] Fix thread ID. adds f23df1b2a32 Comment parsing: Treat \ref as inline command adds 791efb148f2 [ARM] Rewrite ARMAttributeParser adds 3f44495dfd6 [mlir][GPU] Expose the functionality to create a GPUFuncOp [...] adds 3e851f4a688 [PowerPC] Delete PPCMachObjectWriter and powerpc{,64}-apple-darwin adds ef4282e0ee2 [AArch64][GlobalISel] Avoid copies to target register bank [...] adds a499d680566 [libc] Create abort and _Exit adds ea5b3ef5935 [OPENMP50]Skip the first element when storing the list of d [...] adds 8d7b1188751 [OPENMP50]Add codegen for update clause in depobj directive. adds c359f9537ff [AST Matchers] Restrict `optionally` matcher to a single argument. adds 221ada654b2 [libomptarget] Implement locks for amdgcn adds a7c655f1480 [clangd] Remove vsc-extension-quickstart.md from the vscode [...] adds c0fd5e657e5 [mlir] Add traits for verifying the number of successors an [...] adds 621d7cca375 [mlir] Add a new BranchOpInterface to allow for opaquely in [...] adds 01f7431b5be [mlir][DeclarativeParser] Add support for formatting operat [...] adds 988249a5060 [mlir] Refactor a few users to no longer rely on the succes [...] adds c98cff5ae43 [mlir] Automatically populate `operand_segment_sizes` in th [...] adds cb1777127c0 [mlir] Remove successor operands from the Operation class adds 0d924700a61 [mlir] [VectorOps] Merge VectorReduction/VectorReductionV2 [...] adds eae228a292f [IndVarSimplify] Extend previous special case for load use [...] adds a0cd4134264 [TextAPI] Teach TextAPI about arm64e adds abc040e9533 [libc] Add linux implementations of thrd_create and thrd_jo [...] adds d0e8abc4381 [lldb] Fix more typos in log statements in ClangASTSource adds cac1ed1f4bf [mlir] Introduce an intrinsic for llvm.matrix.multiply adds cfff4851acc Add warnings for casting ptr -> smaller int for C++ in Micr [...] adds 1962bc1dfb7 [libc] [UnitTest] Add Matchers adds dcba401a39d Fix 45129: Incorrect generated configuration modernize-make [...] adds 467969161d9 [lldb/Core] Minor code cleanup in Editline.cpp (NFC) adds 71e2ca6e321 [llvm-objdump] -d: print `00000000 <foo>:` instead of `0000 [...] adds 952ee0df9ef ThinLTOBitcodeWriter: drop dso_local when a GlobalVariable [...] adds c40a9010d92 [AVR][NFC] Remove trailing space adds a95cc77be15 PR45083: Mark statement expressions as being dependent if t [...] adds 1f7badf9793 Add some more vscode files adds 3c88489a063 [libc]Revert "Add linux implementations of thrd_create and [...] adds 226d52b1faa [lldb/DWARF] Replace C style casts with static_cast<> (NFC) adds 621d969a964 [lldb/DWARF] Fix 80 col formatting (NFC) adds 87d8ae700b8 [clang][cmake] Include generated rst files in html built by [...] adds 45e2c6d9561 [clang-tools-extra/clang-tidy] Mark modernize-make-shared a [...] adds 71c1c184744 [lldb] Delete UnwindMacOSXFrameBackchain adds e4422ae0f6e Rewrite the non-trivial structs section of the ARC spec. adds feb20a15941 [GlobalISel] add missing libcalls and 128-bit support for f [...] adds 4cf0dddcc6f [ARM][MVE] Enable VMOVN for tail predication adds 3ecfdc70cfb [APFloat] Overload unary operator- adds af473d0e84f [Analyzer][StreamChecker] Adding PreCall and refactoring (NFC). adds eaddbc238d5 LLDB AArch64 skip single_step_only_steps_one_instruction* tests adds aa73ee052ff [lldb/test] Use inline assembly for instruction counting tests adds 8e4a8677be3 Revert "PR45083: Mark statement expressions as being depend [...] adds 92c0cda9284 [lldb/Disassembler] Move address resolution into the ParseI [...] adds 7391885d5c5 [yaml2obj][obj2yaml][Object][test] - Improve testing of rel [...] adds e4ceb8f4217 [lib/ObjectYAML] - Make `ELFYAML::Relocation::Offset` optional. adds 7202d9cde9d [DAG] Combine fshl/fshr(load1,load0,c) if we have consecuti [...] adds b313897b3e9 [BFI] Use CallbackVH to notify BFI about deletion of basic blocks adds c86f794bd55 [clangd][VSCode] Force VSCode to use the ranking provided b [...] adds 6ef953c2d64 [OpenCL] Align vload and vstore builtins adds 86306df7dd2 Extract common code to deal with multidimensional vectors. adds 33bb32bbc67 [Sema] Reword -Wrange-loop-analysis warning messages adds f0689d2e620 archer: Remove superfluous dot from warning message adds 362456bc535 [AIX] Handle LinkOnceODRLinkage and AppendingLinkage for st [...] adds 37a604c296f [Hexagon] Recognize undefined registers in expandPostRAPseudo adds 3a1bc41a894 [DebugInfo] Print the actual value of an unknown section id [...] adds 2eff1c3ce48 [clang-format] Extend AllowShortLoopsOnASingleLine to do .. [...] adds af1c2e561e5 [ARM] Fix dropped dollar sign from symbols in branch targets adds 0ba553d153e [MC] Allowing the use of $-prefixed integer as asm identifiers adds 69ec84f8e7f [NFC][InstCombine] Add 'x - (x & y)' tests with multi-use 'and' adds 6c61edcbab1 [APFloat] Overload comparison operators adds 11d1573bb66 [APFloat] Make use of new overloaded comparison operators. NFC. adds 596446623ba [AMDGPU][ConstantFolding] Fold llvm.amdgcn.cube* intrinsics adds 5dadf577d59 [OPENMP50]Add 'depobj' modifier in 'depend' clauses. adds fc6fda90f70 Fix incorrect logic in maintaining the side-effect of compi [...] adds 1c82dd39f97 [MLIR] Ensure that target_link_libraries() always has a keyword. adds f78b9a33985 [Hexagon] Add fshl/fshr -> combine() tests identified in D75114 adds 7a2ab876fd6 [Hexagon] Fix fshl/fshr -> combine() bug identified in D75114 adds fb8149cac8b [X86] Add CMOV to i686 BMI/TBM tests adds 865456d589e [Concepts] Add null check for TemplateTypeParmType::getDecl [...] adds 59d816d8846 Correctly identify iOS simulator processes in debugserver. adds 66a6fa631eb Revert "Correctly identify iOS simulator processes in debug [...] adds 58c506d8e8d Correctly identify iOS simulator processes in debugserver. adds 3ed02340eaa Increase default timeout in lldbutil.expect_state_changes() adds 2488016baec [MLIR] Remove redundant library dependencies adds fc3cdd2ee73 [X86] Cleanup patterns and ins for VCVTNEPS2BF16. adds 4ebe9b498da Revert "Correctly identify iOS simulator processes in debug [...] adds 000847f8bed Correctly identify iOS simulator processes in debugserver. adds dcf6494abed LLD already has a mechanism for caching creation of DWARCContext: adds 1badf7c33a5 [InstComine] Forego of one-use check in `(X - (X & Y)) -- [...] adds ec31255c008 [lldb] Update the current execution context at the beginnin [...] adds 3b2c4e7178c [lldb] Remove some #ifdef LLDB_CONFIGURATION_DEBUG around asserts adds 33b696b57ac Fix test broken by simulator triple changes. adds 00b2a9df452 Reapply "clang: Treat ieee mode as the default for denormal [...] adds 6d894afdea4 PR45124: Don't leave behind pending cleanups when declaring [...] adds 4594d0e943b [MLIR] Move from add_dependencies() to DEPENDS adds 7c64f6bf528 [MLIR] Add support for libMLIR.so adds 9f979d7ad5d [MLIR] Fixes for BUILD_SHARED_LIBS=on adds f0f4d41631a [lld][test] Make tests pass when the test directory matches `bar` adds eb755df5c27 Split findUnwindSectionsByPhdr into target-specific functions. adds 59029b9eef2 [RS4GC] Handle uses of extractelement for conversion from v [...] adds 65b21282c71 Avoid emitting unreachable SP adjustments after `throw` adds c3de1d0b1f9 [gold][test] Fix tests after D75713 and D74749 adds 16af23fae8a [clang][Headers] Use __has_builtin instead of _MSC_VER. adds dafc7a54923 Correct the Bjarne Stroustrup's C++ Page link adds 7b8341b2577 [ELF][test] Improve MEMORY tests adds f8923584da8 [mlir][SideEffects] Define a set of interfaces and traits f [...] adds 20dca52288a [mlir][SideEffects] Enable specifying side effects directly [...] adds d43fcd0c041 [WebAssembly] Add SIMD integer min/max builtins adds 3669f0ed4f9 Refactor TimeProfiler write methods (NFC) adds c5a06019d23 Extend TimeTrace to LLVM's new pass manager adds 7264cf4e457 [MLIR] Add missing DEPENDS line for MLIRSPIRV adds 53b135eeb49 [lldb][NFC] Refactor TestSafeFuncCalls.py adds d774fbc350a [MLIR] Add document about creating a dialect. adds f4d791f8332 [CodeGen][ObjC] Extend lifetime of ObjC pointers passed to [...] adds 2bba1c22e77 tab completion for process signal adds ce1bc00f37d [lldb][cmake] Move remove_module_flags macro to AddLLDB.cmake adds 4e7c686e46c [lldb] Never compile the debugserver with Clang module flags adds 7003f64c1eb [clang-doc] Improving Markdown Output adds eb61ab1bd9a Fix a copy and paste error that would cause a crash. adds 8f7c911b588 [lldb][NFC] Refactor our option generation out of EvaluateE [...] adds 6bbdecc5cf8 [lldb][NFC] Make TestStats.py not an inline test adds 8fef67a2c5f [gn build] copy compiler-rt headers to clang include dir on [...] adds f240d303c2e [mlir] Explicitly qualify Effect to avoid MSVC build failure adds 4d0339aecb6 High-Level Code-Review Documentation Update adds fa913f8980d Add the CodeReview Documentation to GettingInvolved TOC adds c1a97e992da Revert "Revert "[GlobalISel][Localizer] Enable intra-block [...] adds 91153e0624b [mlir][NFC] remove stray decl of toAffineExpr, rename for r [...] adds c3108404c19 [mlir][nfc] Fix building mlir_c_runner_utils for Windows adds 320f0b00368 [mlir] Change EffectKind in unsigned for bitfield to avoid [...] adds 01c48d7d11e [Attributor] Fold terminators before changing instructions [...] adds 498e37e786e [DebugInfo]: Added DWARFv5 macro header flags and correspon [...] adds 564f5eed1a3 [InstCombine] add test for gep (select),... (PR45084); NFC adds 89fdee87f7f [InstCombine] regenerate complete test checks; NFC adds 4cfb4afb705 [InstCombine] Highlight tests using expensive combines; NFC adds 2904a332fe3 [InstCombine] Add additional known bits folding tests; NFC adds d2dab92f017 [InstSimplify] Add tests for "returned" attribute; NFC adds f2419adc48c [InstCombine] Regenerate test checks; NFC adds a4e71f01c08 Assume ieee behavior without denormal-fp-math attribute adds 51a466a61f5 [InstCombine] Fix known bits handling in SimplifyDemandedUseBits adds 172d564c738 [lldb] Un-XFAIL two tests on NetBSD adds 8c70c42be25 Fix MLIR clang-tidy: when tweaking it does not inherit from [...] adds ec1d1f6ae70 [X86] Use MVT instead of EVT in a couple shuffle lowering f [...] adds 118b057f126 [SYCL] Driver option to select SYCL version adds a5704f92b83 [Sema] Initialize IsSurrogate adds 0dfcb23b050 [NFC][Test commit] Remove redundant point in docs adds 2b17438a92e [Index/USRGeneration] Make sure that ObjC properties in cat [...] adds bc65b686618 [X86] Add a DAG combine to turn vbroadcast(vzload X) -> vbr [...] adds d41ea65ee8e [X86] Add DAG combines to enable removing of movddup/vbroad [...] adds d81d451442d [X86] Add DAG combine to replace vXi64 vzext_movl+scalar_to [...] adds 2a41b31fcdf [Sema] Add -Wpointer-to-enum-cast and -Wvoid-pointer-to-enum-cast adds 1348ca40462 [libc] [NFC] Use matchers in tests adds 29e1a16be82 [NFC] Let mangler accept GlobalDecl adds fe73d36f232 Fix lldb build failure due to clang mangler change adds 46126a30f26 [NFC][PowerPC] Remove the repeated definition for some Inst [...] adds 0bec7e47d0a Revert "[NFC][PowerPC] Remove the repeated definition for s [...] adds 70e4fb8a539 [X86] Add DAG combine to turn (vzext_movl (vbroadcast_load) [...] adds 84056394e97 [AssumeBundles] Add API to query a bundles from a use adds 57c964aaa76 [AssumeBundles] Move to IR so it can be used by Analysis adds 9800543aeda [gn build] Port 57c964aaa76 adds b0f3d49a05c [NFC][PowerPC] Order the MTSTR/MFSPR InstAlias definetion by SPR adds b827a95b874 [VectorCombine] add tests for wider vectors; NFC adds a69158c12ac [VectorCombine] fold extract-extract-op with different extr [...] adds be5435e0328 [ARM] MVE VMULL tests. NFC adds 073dbaae397 Fix GCC warnings. NFC. adds fc3c80c3864 [ASTMatchers] adds isComparisonOperator to BinaryOperator a [...] adds 07d68c24aa1 [X86] Remove isel patterns that matched vXi16 X86VBroadcast [...] adds 82e9160aabb [MLIR][Affine] NFC: add convenience method for affine data [...] adds 5e080dff756 [MLIR] NFC: modernize affine loop fusion test cases adds bdcbdb48482 [Attributor] Deduction based on path exploration adds 129c8b8081f add extern "C" to __errno_location's definition if in __cpl [...] adds 223a43ee8d8 [clang-tidy] [NFC] Remove unnecessary matchers adds ee4dc980c03 [lldb/test] Remove skip arm/aarch64 decorator from instruct [...] adds f7e6f5f8e30 [ExpandMemCmp] Properly constant-fold all compares. adds 2ce821cbc90 Fix build failure from rG223a43ee8d89 adds 6518b72f93f [ExpandMemCmp] Properly constant-fold all compares. adds ce1a86251bb [Analyzer][StreamChecker] Check for opened stream before op [...] adds 2c36c23f347 Recommit "[Driver] Default to -fno-common for all targets" adds c8cd1a994d2 [AArch64] Add support for Fujitsu A64FX adds 25f2639fab1 [OpenCL] Fix 'any' and 'all' builtins adds f35d112efdb Revert "Recommit "[Driver] Default to -fno-common for all t [...] adds 8d67bcf93c1 [ASTImporter] Added visibility check for variable templates. adds 59a960b83c2 [analyzer] Skip analysis of inherited ctor as top-level function adds c15c68abdc6 [CallSiteInfo] Enable the call site info only for -g + opti [...] adds 6d2032e259c [WPD] Provide a way to prevent functions from being devirtualized adds 62af02e76fe [XRay] Sanitize DOT labels in graph output adds af3db4e9aa8 [lldb] Reduce duplication in the Disassembler class adds 0cd7a32522f [NFC][DebugInfo] Refactor address advancing operations to s [...] adds 8732192bbaf [DebugInfo] Report unsupported maximum_operations_per_instr [...] adds 6e0c9e46967 [DebugInfo] Prevent crash when .debug_line line_range is zero adds 684d6fdee20 [DebugInfo] Add check for .debug_line minimum_instruction_l [...] adds 6ba0a4ec3bb [clangd][vscode] Enable dot-to-arrow fixes in clangd completion. adds c0b1af68784 [lldb] Return Unwinder& from Thread::GetUnwinder adds b4c3a76d8f6 [pstl] Clean up parameter uglifications adds 57f70d18770 [Analyzer] Mark constant member functions const in CheckerManager adds 24b1831ebfb [lldb] Fix windows&freebsd builds for c0b1af68 adds 44205891ed1 [Hexagon] Fix match pattern in a testcase adds 3147342ae7e [MLIR] Change custom printer/parser for loop.parallel and l [...] adds e669d81715b [clangd] Bump vscode-clangd v0.0.21. adds 6d026c89dc6 [llvm-objdump][test] Move binary format specific tests unde [...] adds 34d7143b035 [lldb] Fix windows build, second attempt adds 0d673be13a3 [llvm-objdump] Rename --disassemble-functions to --disassem [...] adds 2fed3ca3b5c [lld] Add .clang-tidy to customize readability-identifier-n [...] adds 7b661608287 Fix Target Multiversioning renaming. adds 92b5b980d2e [ELF] Postpone evaluation of ORIGIN/LENGTH in a MEMORY command adds 2b6ad82f8d0 [lldb/test] Fix arch arm for 32-bit armv7l/armv8l adds 58884eb6489 [analyzer][NFC] Refactor the checker registration unit test file adds 882f589e20d Revert "[AssumeBundles] Move to IR so it can be used by Analysis" adds 3b64bf7b014 [gn build] Port 882f589e20d adds daf686b7b93 [AMDGPU] Remove unused SchedWrite class adds c3d981aebab [RISCV] Add new SchedRead SchedWrite adds cdeeb548bbe [ARM,CDE] Implement CDE feature test macros adds d1186fcb042 [mlir] [ExecutionEngine] add option to enable/disable GDB n [...] adds 0e93f3b0a06 [Polly] Replace use of std::stringstream. NFC. adds c494ff05ed5 [mlir] NFC - Add predicates and types for VectorOfRank adds 12ba989eeff [lldb/Process] Update ThreadKDP for API change adds 55622fd4f31 [mlir][LLVM] Add remaining llvm.matrix intrinsics adds 90322403c20 [mlir][Vector] Allow lowering of vector.shape_cast 2D <-> 1D adds b28ed9cec8d [clang-format] cleanup from D75517 adds 3486cc014b2 [clang-tidy] Generalize HeaderFileExtensions.{h,cpp}. NFC adds 47caa69120e [clang-tidy] Use ; as separator for HeaderFileExtensions adds 63b683a8168 [mlir][Vector] Add a vector.matrix_multiply op on 1-D vectors adds eb682b80274 [clang-format] C# does not indent braced initializers as co [...] adds 843a9778fcd Add a warning for builtin_return_address/frame_address with [...] adds 829d377a98f [InstSimplify] Don't simplify musttail calls adds c3ca6876ed0 [InstCombine] Don't simplify calls without uses adds e5205074df0 Move Spiller.h from lib/ directory path to include/CodeGen. NFC adds a8f76e99ba5 Fix indentation using clang-format for Spiller.h. NFC Spill [...] adds 45555c38192 [InstSimplify] Simplify calls with "returned" attribute adds 90e791d732d Add test missed in r843a9778fcd5 adds 4a1b6b0057f [gn build] Port 3486cc014b2 adds cb3f20d27c9 [clang-format] Correct indentation for `[key] = value,` ent [...] adds c71ef7a85d2 Drop HEADER_ per review feedback on D74669 adds 8fc9eea43a9 Test that volatile load type isn't changed adds 3dcc0db15e3 [X86] Teach combineToExtendBoolVectorInReg to create opport [...] adds 4b130b883d4 [X86][SSE] SimplifyDemandedVectorEltsForTargetNode - reduce [...] adds f4076ad6407 [www] cxx_status: Update title to mention C++20 adds dfaafbab468 [www] cxx_status: Update Reflection TS to Cologne draft adds 97d8d6ab382 [libc++] Enable std::function ABI bug demonstration on Appl [...] adds 2ab8065df61 [AArch64][SVE] Add missing fp16 DestructiveInstType tests adds e4dfc9f5bda Fix the type of the capture passed to LambdaIntroducer::add [...] adds 209094eeb6c AMDGPU/GlobalISel: Start matching s_lshlN_add_u32 instructions adds cc8390bfe30 Permit attribute 'used' with 'target' multiversioning. adds d0ca1041ba0 [Hexagon] Refactor handling of circular load/store builtins, NFC adds 71269a1f172 [lldb] Add .clang-tidy with customization to disable readab [...] adds 156a1b59dfa AMDGPU: Make signext/zeroext behave more sensibly over > i32 adds 3d9a0445cce Recommit #2 "[Driver] Default to -fno-common for all targets" adds eb41627799b AMDGPU/GlobalISel: Improve handling of illegal return types adds a50c031fab6 [mlir][ods] Fix AnyInteger predicate adds 1f5b471b8bf [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...] adds 51d7f645448 Don't emit pointer to int cast warnings under -Wmicrosoft-cast adds 3262319806d Fix typo in gn files adds 22c457a869d [HIP] Fix device stub name adds e32f8ef9277 Follow up of 3d9a0445cce3, clang driver defaulting to -fno-common adds 6bfd10ff80a Fix internal links in Kaleidoscope tutorial adds c7b2e7f5274 [AMDGPU] Fix scheduling info for terminator SALU instructions adds 6309334b957 [OPENMP50]Codegen for depobj dependency kind. adds 1e0669bfe05 [clang-tidy] New check: bugprone-suspicious-include adds 78ad24bff66 [gn build] Port 1e0669bfe05 adds 698a1271292 release notes: fix new check name adds d75be4c06a7 [gn] Use ghash if using clang & LLD together to make PDBs adds 2e9d33bccd5 Add missing list.rst entry adds 56a32fb648f [tests] Add long nop test coverage for intel platforms adds 3cabd173a1e [ObjC] Dynamic type resolution logging should go to the types log. adds a3c4e6b44a1 [AppleObjC2RuntimeV2] Remove dead code. NFC. adds 9d389f78589 [AppleObjCRuntimeV2] Fix a typo. Evalulate -> evaluate. adds 7fbf15a8f2d [CodeGenObjC] Privatize some ObjC metadata symbols adds 54d82255fd2 Change tests to use -S instead of -c to work when an extern [...] adds 52bbdad7d63 [clang-tidy][docs] Post-commit feedback on D74669 adds 20dfcf189d2 [cmake] By default do not build compiler-rt with PGO adds cfc3e7f458f [cmake] Strip quotes in compiler-rt/lib/crt; error if checks fail adds b10c6625145 [mlir][SideEffects] Replace the old SideEffects dialect int [...] adds d93303b783b [ASan] Enable set_shadow_test.c on Windows. adds 2669e41b7b9 PR45083: Mark statement expressions as being dependent if t [...] adds 51fab8f36f4 Mark test function as 'weak' to prevent interprocedural CSE. adds 6333cc2a12d Revert "PR45083: Mark statement expressions as being depend [...] adds bb0ec1daff1 [x86][slh][NFC] Rm redundant liveness check adds 174c3eb69f1 [x86][slh] Move isDataInvariant* functions adds 77eec38626c [ASTMatchers] Add hasAnyOverloadedOperatorName matcher adds a7a37517751 [WebAssembly] Fixed FrameBaseLocal not being set. adds 97572fa6e9d [NFC] use hasAnyOperatorName and hasAnyOverloadedOperatorNa [...] adds e241573d597 [mlir] NFC: remove IntegerValueSet / MutableIntegerSet adds 3f981cdde90 [MC] Allow Stackmap sections after DWARF in MachO. adds ed72bcae346 AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul adds 627bb31a28a AMDGPU/GlobalISel: Avoid illegal vector exts for add/sub/mul adds f80c6d8dec1 Fix MLIR build when NVPTX backend is not configured in adds fd8c1336134 [libc] Take 2: Add linux implementations of thrd_create and [...] adds 550be40515d [libc] Add simple implementations of mtx_lock and mtx_unlock. adds 4b8af31f634 [llvm][MIRVRegNamer] Avoid collisions across constant pool [...] adds ef4f939d389 [X86] Remove isel patterns for (X86VBroadcast (i16 (trunc ( [...] adds a72dc86cddd tsan: tsan_interface.h: make constants static adds 5aa5c943f7d Reland "[DebugInfo] Enable the debug entry values feature b [...] adds 5a101f37731 Revert "[clang-format] Correct indentation for `[key] = val [...] adds 0c28a0938c5 [clang-format] Correct indentation for `[key] = value,` ent [...] adds ff9ac33e1e0 [ARM][MVE] Validate tail predication values adds b53907bfedf [SLP] Precommit vector library test for D75878. adds 30477197b37 [ExpandMemCmp][NFC] Add more tests. adds 20a3d64c888 [Analyzer][NFC] Change parameter of NoteTag lambdas to Path [...] adds 18c19441d10 [X86][AVX] combineX86ShuffleChain - combine binary shuffles [...] adds f0de8d09409 [Arm] Do not lower vmax/vmin to Neon instructions adds 0bba37a3202 [AArch64][SVE] Add SVE intrinsics for address calculations adds 39e1a90784b [AMDGPU] SI_INDIRECT_DST_V* pseudos expansion should place [...] adds b9b96adcf57 [X86][SSE] Add SSE41 coverage for fmaxnum/fminnum tests adds 0b1dc6016f1 [CostModel][X86] Add fmaxnum/fminnum costs tests adds 9b05596eff2 [SLPVectorizer][X86] Add fmaxnum/fminnum tests adds 3e47f87e644 [NFC][llvm-dwarfdump] Always use 'const Twine &' adds 5cbddf7cbc1 [X86][SSE] Add more accurate costs for fmaxnum/fminnum codegen adds 6e2804ce6ba [LLD] Add support for --unique option adds 1fc5be06694 [NFC] Tweak OptionsUtils adds d00dff88b40 [lldb] Make UnwindLLDB a non-plugin adds 1ca1e08e754 [lldb] Break up CommandObjectDisassemble::DoExecute adds 2d6ecf46483 [SLP] Support vectorizing functions provided by vector libs. adds 5b465ad2902 [InstCombine] add/adjust tests for select-gep; NFC adds 467eec09109 [InstCombine] fold gep-of-select-of-constants (PR45084) adds 6b37c476a2d [lldb] Improve test failure messages in vscode tests adds e71fb46a8fd [TargetLowering] SimplifyDemandedVectorElts - add DemandedE [...] adds 6e60e1025f3 [InstCombine] regenerate test checks; NFC adds c2dafe12dc2 [SimplifyCFG] Skip merging return blocks if it would break [...] adds 47edf5bafb8 [ARM,CDE] Generalize MVE intrinsics infrastructure to support CDE adds 877073bc1c4 [gn build] (manually) merge 47edf5bafb adds 714466bf367 Revert "[clang-tidy] New check: bugprone-suspicious-include" adds c8c14d979ab [InstCombine] Support vectors in SimplifyAddWithRemainder. adds 14219aa442a [gn build] Port 714466bf367 adds 62ff9960d33 [SystemZ] Improve foldMemoryOperandImpl(). adds a3140500650 [ARM][MVE] VFMA and VFMS validForTailPredication adds 67cfbec7461 AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns adds 4b4e5d41ec0 [PSI] Add tests for is(Hot|Cold)FunctionInCallGraphNthPercentile. adds 417fe39be54 [X86][SSE] Add some extract+insert shuffle tests adds e6a7e3b5e3e [X86][SSE] matchShuffleWithSHUFPD - add support for unary s [...] adds c8ede5e4858 [X86][SSE] getFauxShuffleMask - add support for INSERT_VECT [...] adds f7c4d796ba6 [compiler-rt] Define ElfW() macro if it's not defined adds d871ef4e6ad [instcombine] remove fsub to fneg hacks; only emit fneg adds 71ffac21f74 [OPENMP]Fix PR45132: OpenMP doacross loop nest with a decre [...] adds 3dabad1af38 [VE] Target-specific bit size for sjljehprepare adds a4cde9ad7b6 Fixed [AssumeBundles] Move to IR so it can be used by Analysis adds a1224432cad [gn build] Port a4cde9ad7b6 adds 43606efb684 Suppress an "unused variable" warning in release build adds 39eebe68b59 [clangd] Use a separate RunningTask flag instead of leaving [...] adds 247a177cf78 Give helpers internal linkage. NFC. adds 5d3d84b5cd4 [libc++abi] NFC: Fix typo in comment adds d67cf7a0a97 Rework findUnwindSectionsByPhdr to be more optimal. adds 66945b62f42 Add Optional overload to DiagnosticBuilder operator << adds 57a2eaf3c1a Revert "[modules] Do not cache invalid state for modules th [...] adds 936fc55bd46 [MLIR] Add custom option parser type to PassOption adds c4de8935a5c ARM: Fixup some tests using denormal-fp-math attribute adds 9624beb38a4 [docs] Regenerate ClangCommandLineReference.rst adds a0c0389ffbb [SimplifyLibcalls] Don't replace locked IO (fgetc/fgets/fpu [...] adds 4a0267e3ad8 Convert a reachable llvm_unreachable into an assert. adds 47ec8702cbc [mlir][Linalg] Revisit 0-D abstraction adds c8f0d27ef37 [AMDGPU] Fix the gfx10 scheduling model for f32 conversions adds 7ce1e7ab075 [mlir][NFC] Move the operation interfaces out of Analysis/ [...] adds 153720a0a56 [mlir][NFC] Move the interfaces and traits for side effects [...] adds 1090a830692 [mlir][vulkan-runner] Update mlir-vulkan-runner execution driver. adds f9e63891597 [Concepts] Add FoundDecl to ConceptSpecializationExpr seria [...] adds 7fb562c1ab3 [Concepts] Add constraints checks to isSameEntity adds 2eff566b07d [MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu.all_red [...] adds 5b0c60c58ea [mlir][vulkan-runner] Use std::make_tuple to create tuple adds ebdb98f254f [clang-tidy] Move fuchsia-restrict-system-includes to porta [...] adds 7ecc743c5de [gn build] Port ebdb98f254f adds 484402abaca [clangd] Run clang-format on CodeComplete.cpp and SourceCod [...] adds 445195ba6ce [clangd] Have visibleNamespaces() and getEligiblePoints() t [...] adds 72aa619a7fe Warn of uninitialized variables on asm goto's indirect branch adds ddfcda0256c [clang-tidy] Fix warning from my previous patch in ReleaseN [...] adds 40568fec7e3 [CodeGen] Emit destructor calls to destruct compound literals adds 9769e1ee9ac [Concepts] Fix incorrect DeclContext for transformed Requir [...] adds 75af694a6da [CodeGenObjC] Place property names in __objc_methname adds 200b20639ac AMDGPU: Use V_MAC_F32 for fmad.ftz adds 5c845c1c50a PR45083: Mark statement expressions as being dependent if t [...] adds a13417352ad [libc++] Properly mark std::function as deprecated in C++03 adds fde9d33f710 [libc++abi] Change __cxa_finalize return type to void adds c0f4408d76f [mlir] Create a std op instead of chain of ops. adds 0b017c85ca2 Revert "[libc++abi] Change __cxa_finalize return type to void" adds ce8a1f72944 GlobalISel: Implement fewerElementsVector for G_TRUNC adds 218dd339541 Add triple for non-x86 environments. adds edd0dfca0db AMDGPU/GlobalISel: Refine G_TRUNC legality rules adds aed57125220 [RuntimeDyld] Allow multi-line rtdyld-check and jitlink-che [...] adds 337e131ca7d [RuntimeDyld][COFF] Build stubs for COFF dllimport symbols. adds d07f9e73096 [AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32 adds 4cba668ac13 Fix crash-on-invalid when trying to recover from a function [...] adds 54928ba0ec8 [clang-tidy] Use more widely available headers for protabil [...] adds 48121a5743b [cmake] Link libclangDaemonTweaks with clangFormat adds 1c70dec18c7 [libunwind] Remove __FILE__ and __LINE__ from error reporting adds 206d46a192c AMDGPU/GlobalISel: Add some tests that used to infinite loop adds b17a81f8b23 GlobalISel: Add missing add/sub with carries to MachineIRBuilder adds c0ad75e7587 GlobalISel: Don't try to narrow extending loads/trunc store adds 14a1b80e044 Make IEEEFloat::roundToIntegral more standard conformant adds 37fa9d65eaa [CodeGen][ObjC] Don't extend lifetime of ObjC pointers pass [...] adds 4016c6b07f2 [lldb/Reproducer] Prevent crash when GDB multi-loader can't [...] adds 5edf900da0d [NFC][Test] Format the test PowerPC/recipest.ll with update [...] adds 2f857eadf5d [AMDGPU] Use script to generate atomic optimizations test adds 9304decdeeb [NFC][Test] Add a PowerPC test to verify the behavior of a* [...] adds 8a125532231 [ARM] Improve codegen of volatile load/store of i64 adds a6d3bec83fc [TTI][ARM][MVE] Refine gather/scatter cost model adds 326bc1da45b [Object] Fix handling of large archive members adds 8d9886f8936 [gn build] Port 326bc1da45b adds 6d5603e2d22 [LLD][ELF] Add initial LLD LinkerScript docs page adds b3b4727a3e7 [X86] Replace (most) X86ISD::SHLD/SHRD usage with ISD::FSHL [...] adds d941df363d1 [NFC][ARM] Reorder some logic adds 51cad66e97f [NFC][ARM] Add test adds 5c917bd9a7d [clang-format] No space in `new()` and `this[Type x]` in C# adds 1fb9c29833a [clang-format] Improved identification of C# nullables adds f6790a1c635 Revert "[MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu [...] adds c7380995f81 [MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu.all_red [...] adds c422d69b1ad [LIBOMPTARGET]Fix PR45139: Bug in mixing Python and OpenMP [...] adds 31c85ca06d7 [compiler-rt][tsan] Make fiber support in thread sanitizer [...] adds edbf2fde14a [analyzer] Fix a strange compile error on a certain Clang-7.0.0 adds b94d4b19034 [unittests][Object] Use matching signedness for expected value adds f3ad6eb5d3d Change to individual pretty printer classes, remove generic [...] adds fc421d7ca3e [MLIR] Remove all-reduce lowering from GPU to NVVM. Use in- [...] adds a2202f6a3f1 AMDGPU/GlobalISel: Manually RegBankSelect copies adds d83ade45060 [clangd] Improve the "max limit" error message in rename, NFC. adds 72bf26feb3a [ARM] Extra VFMA tests. NFC adds 2150a6d0d63 [Object][unittest] Skip tests on machines with non-64 bit size_t adds fbf41b52677 [ELF] Simplify sh_addr computation and warn if sh_addr is n [...] adds 0396aa4c05a Add a decorator option to skip tests based on a default setting. adds e6716418442 [GC] Remove buggy untested optimization from statepoint lowering adds a9f15832287 [AArch64][SVE] Add the @llvm.aarch64.sve.sel intrinsic adds 8ffdabdb61e Lazily save initialState of registers during unwind. adds 0d7c8c07d2a [OPENMP][DOCS]Mark depobj as implemented, NFC. adds bc6c8c4bbbe [Matrix] Add remark propagation along the inlined-at chain. adds a46dba24fa3 [AMDGPU] Extend macro fusion for ADDC and SUBB to SUBBREV adds ed77efeff18 [libc++] [cmake] Better diagnostics for missing abi library [...] adds 8eb2f865c30 [CodeGenPrepare] Fold br(freeze(icmp x, const)) to br(icmp( [...] adds ced0dd8e510 [MLIR] Guard DMA-specific logic with DMA option adds 9801e5469b4 [AMDGPU] Disable nested endcf collapse adds 4dde9e9b023 [llvm][CodeGen] IR intrinsics for SVE2 contiguous conflict [...] adds 0197eac3330 Temporarily re-apply https://reviews.llvm.org/D74347 adds dc120bae46d [MLIR] Do not link mlir-cpu-runner with X86 libs adds d8f9416fdc8 [DAG] MatchRotate - Add funnel shift by immediate support adds accede537e6 [MLIR] Link MLIRMlirOptMain with the same libraries as mlir-opt adds f1736f7a2a6 [clang-tidy] Mock system headers for portability-restrict-s [...] adds 8f997b4f011 [GC] Loosen ordering on statepoint reloads to allow CSE adds 1e0c540360e AMDGPU: Don't hard error on LDS globals in functions adds ea960371861 Add a verification mechanism to CompilerType. adds fa8c4c7ffa9 [InstCombine] add tests for bool math; NFC adds fae900921b1 [InstCombine] reduce demand-limited bool math to logic adds 10b1a87ba35 [clang-format] Add option to specify explicit config file S [...] adds d34241a89d1 [libc++] Add SHA for C++20 Synchronization Library in ABI c [...] adds c5c487f0d4c Revert "[clang-format] Add option to specify explicit confi [...] adds d2f3e5f204c [mlir] Add support for non-identifier attribute names. adds a0cacb60549 Fix conflict value for metadata "Objective-C Garbage Collec [...] adds c915cb957dc Avoid including Module.h from ExternalASTSource.h adds 0c06a389e59 [CUDA,clang-cl] Filter out unsupported arguments for device [...] adds 68295b121a2 [PatternMatch] add matcher for FP infinity; NFC adds 526a4f2ac36 Fix formatting after Module.h include adjustment, NFC adds e08464fb450 Avoid including FileManager.h from SourceManager.h adds e4e7e44765c Add an SDK attribute to DICompileUnit adds fe30eb62685 [runtimes] When COMPILER_RT is enabled, consider SANITIZER [...] adds e6eb942ffa4 [libc++abi] NFC: Simplify extern C declaration adds 828fe7916f9 Revert "Temporarily re-apply https://reviews.llvm.org/D74347" adds 8f525739622 [InstSimplify][SVE] Fix SimplifyInsert/ExtractElementInst f [...] adds ee87b22a129 [libc+++] Mark two future tests as being FLAKY adds 47359fbd2e8 Drop a StringMap.h include, NFC adds 213aea4c583 Remove unused Endian.h includes, NFC adds ae73ab64b66 Update debugserver test for new ostype names adds 2b366e75d41 Make Decl::setOwningModuleID() public. (NFC) adds 70c0a9675dc [AssumeBundles] Enforce constraints on the operand bundle o [...] adds 27dfb2257a0 [mlir] [VectorOps] Correctly account for rank-0 affine-map [...] adds 8527c1ed66c Added constraints on cl-options.cu test adds 8f5e3c74b67 [PowerPC] Fix compile time issue in recursive CTR analysis code adds d4757a6cf10 [AMDGPU] pre-commit collapse-endcf.mir. NFC. adds d00f5632f39 [mlir] Add a simplifying wrapper for generateCopy and expose it. adds 90dbec26326 Fix MLIR build after header change in LLVM (NFC) adds d6497a521bb Add missing StringMap.h inclusion, apparently clangd is not [...] adds 4977a5f50da [mlir][NFC] Use fold expressions instead of variadic class [...] adds 981258f0d7d Add missing "llvm/Support/Host.h" header to LLVM example af [...] adds 270b528c7c5 [libc] Add docker container for llvm-libc buildbot worker. adds 560aa53f8fe [X86] Support intrinsics _bextr2* adds 49d4e0e3278 Remove CMake configuration for Sphinx targets in MLIR adds d5180ea1347 Add debug info support for Swift/Clang APINotes. adds ab69cd0779c [X86] Support intrinsic _mm_cldemote adds cd4c1adabea Add newly-missing include adds 214d24e1f8e [X86] Support intrinsic _mm_broadcastsi128_si256 adds 4b87f9230bd [ORC] Add some extra debugging output. adds 0caed13fe4a [llvm-jitlink] Fix DEBUG_TYPE string. adds b19801640bf [ORC] Fix an overly aggressive assert. adds c700e0317c2 [JITLink] Read symbol linkage from the correct field. adds c4cbc580621 [NFC][PowerPC] Add a new MIR file te test ppc-early-ret pass adds 6aebf0ee56e Specify branch probabilities for callbr dests adds b47c9f535c8 [libc] Add initial assert definition adds d7c5037e6b9 Prune TargetInfo.h include from ParsedAttr.h, NFC adds af0b0e00fba [libc] [UnitTest] Add timeout to death tests adds c4d23d88548 Add a missing include to clang unit tests adds 8fffa40400e [GC] Remove redundant entiries in stackmap section (and tes [...] adds 5161194fad8 Revert "Update debugserver test for new ostype names" adds f481256bfe0 [builtins] Build for arm64e for Darwin adds 518292dbdfc [PowerPC] Add the MacroFusion support for Power8 adds 9dd561d8b10 [gn build] Port 518292dbdfc adds dfecec65e67 [AVR] Include AVR by default in LLVM builds adds 9059056e273 Revert "[AVR] Include AVR by default in LLVM builds" adds 3b984641a73 [DebugInfo] Fix build failure on the mingw adds 629cf3c1c52 Apply update_test_check.py to CodeGenPrepare/X86/freeze-icm [...] adds 3a503ce6631 [X86] Reduce the number of emitted fragments due to branch align adds bbe6764711b Remove unused variable. adds 4edd050c7e9 [ExpandMemCmp][NFC] Add more tests. adds 4327a9b46b4 [AMDGPU] Use progbits type for .AMDGPU.disasm section adds 6b96623dcb0 [GlobalISel] fix crash in narrowScalarExtract if DstRegs on [...] adds 8737dc2d32e [SCEV] isHighCostExpansionHelper(): use correct TTI hooks adds 096d5453763 [PowerPC] Add strict-fp intrinsic to FP arithmetic adds 61211fec864 [NFC] Add filters to hasNItems and hasNItemsOrMore adds f16f139db40 Basis of dropping uses in llvm.assume. adds 05343588e3b [libc++] [P0646] Add feature-test macro for __cpp_lib_list_ [...] adds b720543926c [AST] Respect shouldTraversePostOrder when traversing type locs adds 3dc6e53c978 [LoopPeel] Turn incorrect assert into a check adds 57e81a2f649 [clangd] Redirect documentation to clangd.llvm.org. adds 13be27482e5 [AVR] Fix read of uninitialized variable AVRSubtarget:::ELFArch adds d608fee8399 [ARM,MVE] Fix user-namespace violation in arm_mve.h. adds 3f8e714e2f9 [ARM,MVE] Add intrinsics and isel for MVE fused multiply-add. adds 4689eae8204 [X86] combineOrShiftToFunnelShift - remove shift by immedia [...] adds d5edcb90643 [clang] Prune 'IsOMPStructuredBlock' Stmt bit adds 2cf4b4de0c7 [AVR] Fix reads of uninitialized variables from constructor [...] adds f31f22ef0f0 [gn build] Port d5edcb90643 adds f1ac5d2263f [SCCP] Use ValueLatticeElement instead of LatticeVal (NFCI) adds 0fa3320931e [lldb] reject `.debug_arange` sections with nonzero segment size adds d748e759d56 [InstSimplify] add tests for FP poison; NFC adds e51d4df4b28 Use `grep -F` instead of deprecated fgrep. adds dea2b93a7b6 [InstSimplify] reduce code for FP undef/nan folding; NFC adds fa8ce7c0fab [AMDGPU] Add some funnel shift intrinsic test coverage adds 966cad0c65d [clangd] Add README pointing to docs, bugtracker etc. NFC adds 1e686d26898 [X86] Add FeatureFast7ByteNOP flag adds 8ec71585719 [InstSimplify] simplify FP ops harder with FMF adds df90a15b1ac [lldb] Clear all settings during a test's setUp adds 592cec7087d [OpenCL] Add missing get_image_array_size builtins adds 43252c1b17b [libcxxabi] Set LIBCXXABI_LINK_TESTS_WITH_SHARED_LIBCXX to [...] adds a66dc755db4 [InstSimplify] simplify FP ops harder with FMF (part 2) adds 46b9f14d712 [AArch64][SVE] Add intrinsics for non-temporal scatters/gathers adds 8093e31e4e2 [mlir][CRunnerUtils] Enable compilation with C++11 toolchai [...] adds e3fc6b3c346 [lldb][NFC] Fix unsigned/signed comparison warning in Symbo [...] adds 8b39341fb09 [PowerPC][AIX] Fix printing of program counter for AIX assembly. adds c8e1081da62 [VE][nfc] Use RRIm for RRINDm, remove the latter adds 3e53bf5781e [PowerPC32] Fix the `setcc` inconsistent result type problem adds 5f9fcfb29e4 Replace getAs with castAs to fix null dereference static an [...] adds dbde39e485b Fix static analyzer null dereference warning. NFCI. adds 7c2b3c9dda3 Replace getAs with castAs to fix null dereference static an [...] adds eb4b5a36a63 [ELF] Move --print-map(-M)/--cref before checkSections() an [...] adds 352f16db87f [lldb] Let OptionValueRegex::Clear set to value to the defa [...] adds ba5500f27a2 [RAGreedy] Fix minor typo in comment. NFC adds d9bf79f4e99 [Attributor][FIX] Add a missing dependence track in noalias [...] adds 69993350aee ObjCMethodDecl::findPropertyDecl - fix static analyzer nul [...] adds d6883126603 [PowerPC][AIX] Implement formal arguments passed in stack memory. adds 2c9cf9f4ddd [clang-tidy] New check: bugprone-suspicious-include adds e79397f5e2c [gn build] Port 2c9cf9f4ddd adds 7420f96924a [TableGen] Move generated *Attr class methods out of line adds fa8080376e7 [AST][SVE] Add new Type queries for sizeless types adds b93dd677977 [gn build] Port fa8080376e7 adds 7bfc3bf39b6 Replace getAs/dyn_cast with castAs/cast to fix null derefer [...] adds f09c7d642af [Sema][SVE] Add tests for valid and invalid type usage adds eb2ba2ea953 [CUDA] Warn about unsupported CUDA SDK version only if it's used. adds 39969c7d3a6 [Sema][SVE] Reject sizeof and alignof for sizeless types adds 627b5c12068 [Sema][SVE] Reject aligned/_Alignas for sizeless types adds adb290d9748 [Sema][SVE] Reject atomic sizeless types adds bc9b6b33a0d [lldb/Utility] Add YAML traits for ConstString and FileSpec. adds 36e018b9411 [mlir] Add derived attribute op interface adds f8700db7f15 [Sema][SVE] Don't allow static or thread-local variables to [...] adds 30804d0a3fb CFGDiff: Simplify and generalize over all graph types adds c53c2058ffb Cache uwnind frame headers as they are found. adds 360aff0493e [AMDGPU] Simplify nested SI_END_CF adds eb41cc61986 [clang-tidy] Add module for llvm-libc and restrict-system-l [...] adds c52f839e723 Revert "[SCCP] Use ValueLatticeElement instead of LatticeVa [...] adds 814c65dedce ExecutionDomainFix - fix static analyzer out of range shift [...] adds 336530be072 CGOpenMPRuntime::emitDeclareTargetVarDefinition - fix stati [...] adds adeb8c54285 Replace getAs with castAs to fix null dereference static an [...] adds 1ef0d66343d Fix unused variable warning. NFCI. adds 26d254f0841 Sink more Attr.h inline methods, NFC adds 3eef58991b2 Add a catch-all else case so any unanticipated configs pass [...] adds 05334de6797 [ARM] Long shift tests. NFC adds fe74df01a90 [lldb] Specify default value for platform.module-cache-directory adds 4e589e6c26e [WebAssembly] Fix SIMD shift unrolling to avoid assertion failure adds 6174fddbe3d [Hexagon] Enable init_arrays when target is linux-musl adds 2a2d2420175 [DAGCombine] foldVSelectOfConstants - ensure constants are [...] adds 9975dc38bf7 Defer checking for mismatches between the deletedness of an [...] adds e91feeed21e [AMDGPU] Add ISD::FSHR -> ALIGNBIT support adds 118abf20173 [SVE] Update API ConstantVector::getSplat() to use ElementCount. adds dc4cd43904d [clangd] Add a textual fallback for go-to-definition adds d184d022630 [libcxx] Enable C++17 for the benchmarks. adds c0735b2c210 [MLIR] Update documentation for loop.reduce. adds 9f5d9bf2470 [MLIR] Reformat LoopOps.td documentation. adds 078776a679b [mlir] [VectorOps] Progressively lower vector.outerproduct to LLVM adds 638b06cf298 [lldb/Utility] Replace ProcessInstanceInfoList with std::ve [...] adds 56926a9146f Revert "[libcxx] Enable C++17 for the benchmarks." adds d5f53253a02 [mlir][SideEffects] Mark the CFG only terminator operations [...] adds 483f82b146f [mlir][SideEffects][NFC] Move the .td definitions for NoSid [...] adds 7c211cf3af5 [mlir][NFC] Move the definition of AffineApplyOp to ODS adds 907403f342f [mlir] Add a new `ConstantLike` trait to better identify op [...] adds 0ddba0bd59c [mlir][SideEffects] Replace HasNoSideEffect with the memory [...] adds 396a42d924d [mlir] Use llvm::ElementCount when constructing an llvm spl [...] adds 0ce3b710b49 [lldb] Add YAML traits for ArchSpec and ProcessInstanceInfo adds a73528649c8 [AMDGPU] Simplify exec copies adds 246398ece71 [clang][Parse] properly parse asm-qualifiers, asm inline adds b0f1a4e7dff [libc++abi] NFC: Move AtomicInt to cxa_guard_impl.h adds 2411f56bfd1 [lldb/Host] Fix the Windows build adds 214a9f0dd48 [ORC] Add a mutex to guard EHFrameRegistrationPlugin data s [...] adds 7266a8bfeb8 [ORC] Enable exception handling in JIT'd code when using LL [...] adds 1fdb03808b0 CodeGen: Add constexpr to Register constructors adds ccc6e780c8f AMDGPU: Directly annotate functions if they have calls adds f4f2706572b [ConstantFold][SVE] Fix constant folding for scalable vecto [...] adds dcaf13a4048 CFGDiff: Fix one place where I'd left BasicBlock* hardcoded adds 03f5f6bebd4 [gn build] (manually) port eb41cc619866e adds 1478ed69d3d Add support for SHA256 source file checksums in debug info adds 69ce2fd2dfd [mlir] Remove unused generator adds e115a40f502 [mlir][spirv] Use separate attribute for (version, capabili [...] adds 66c378d66e9 [mlir][spirv] Use larger range for target environment looku [...] adds 9414db10906 [mlir][spirv] Add a pass to deduce version/extension/capability adds c818c3cc96e [mlir][spirv] NFC: put SPIR-V attributes in separate files adds 3148f10b179 [mlir][spirv] Use spv.vce in spv.module and wire up (de)ser [...] adds 2ae5e472e64 [mlir][spirv] Use SmallVector<ArrayRef> for availability queries adds e5c85a5a4ff [mlir][spirv] Support querying type extension/capability re [...] adds 461566b0465 Add a test triple to avoid failure under MS ABI. adds af7fc8c1bbc [lldb] Remove unused and too strict error_msg parameter fro [...] adds 0bb362c1649 [ELF] --gdb-index: fix memory usage regression after D74773 adds 4a792965de0 Move more tests to globalMemCounter and reset. adds 54d6c11a6ca [msan] Fix srcaddr handling in recvfrom interceptor. adds a9740ff1585 Update system_error tests for more platforms. adds a9682ccb7e7 Convert settings list into a tuple so it can be matched by [...] adds d4a8c3f2511 Revert "Update system_error tests for more platforms." adds 3758b858ef3 Only run frameheader_cache_test.pass.cpp on x86_64. adds 40f4a9fdaa4 [mlir][NFC] Removed unnecessary StandardOp includes adds 57da8f720ce Add support for XFAILing a test based on a setting. adds e601196833b [NFC][DAGCombine] Move the fold of a*b-c and a-b*c into lam [...] adds 8fa261ced1a [mlir][spirv] Remove unnecessary friend class declaration adds 13def55b3f8 [Attributor] Enable test with update check lines adds a23d7282ca7 openmp: fix memcpy memory leak adds c480c584a0b [AVR] Include AVR by default in LLVM builds adds 263c4a3c75a Fix compiler warning when compiling without asserts adds 1c9c23d60ea [OpenMP][Opt][NFC] Add test case for known runtime function [...] adds 89ecd8c149e Teach the MLIR AsmPrinter to correctly escape asm names tha [...] adds e0a93cea56e incorporate feedback from River. adds 1ba3d2639d1 [PowerPC][NFC] Rename instruction formats in PPCInstrPrefix.td adds 2822852ffc4 [ELF] Correct error message when OUTPUT_FORMAT is used adds 40815a49574 Revert "[Attributor] Enable test with update check lines" adds a198adb4902 [Attributor] IPO across definition boundary of a function m [...] adds 51a4c6125ca [X86] Add test cases for failures to form vbroadcastw due t [...] adds 09c8f38924d [X86] Add isel patterns for X86VBroadcast with i16 truncate [...] adds d0fb34dc096 [PowerPC] Replace the PPCISD:: SExtVElems with ISD::SIGN_EX [...] adds 48b901b0e1b Add tests to Transforms/CodeGenPrepare/X86/freeze-cmp.ll be [...] adds abc238a3c73 [libunwind] Silence warnings when __mips_hard_float is not defined adds c39cb1c0ddc [CodeGenPrepare] Expand freeze conversion to support fcmp a [...] adds ecd3e678bbb [clangd] Populate PreambleData::CompileCommand and make use [...] adds f67d93dc23f [ARM] Constant long shift combines adds db1f40d1a16 Modernize DeclTest adds ce79c424691 [Sema] Fix location of star ('*') inside MemberPointerTypeLoc adds f8640737d47 Refactor SourceLocationTest to `using namespace` adds 6f3de2e53d2 [yaml2obj][obj2yaml][test] - Add base tests for relocation [...] adds 5c68043b9fa [gn build] (manually) port ce79c4246 adds 2c6c169dbd6 [ARM] Optimise ASRL/LSRL to smaller shifts using demand bits. adds 2e77f0cf76b Added 'const' as suggested by ClangTidy llvm-qualified-auto adds 0ffb12ca67f [HIP] Mark kernels with uniform-work-group-size=true adds 28ad9fc2082 [Clang][Driver] In -fintegrated-cc1 mode, avoid crashing on [...] adds a0c15ed4605 [AArch64][SVE] Add the @llvm.aarch64.sve.dup.x intrinsic adds fcc2238b8bf [SCEV] Add missing cache queries adds 512767eb3fe Add CppCoreGuidelines I.2 "Avoid non-const global variables" check adds ffe3515aa77 [ExpandMemCmp][NFC] Add more tests. adds 73d8a324ec5 [gn build] Port 512767eb3fe adds 86eb2c3991c Revert "[ObjC][ARC] Don't remove autoreleaseRV/retainRV pai [...] adds cbeffa3f6c7 [SimplifyCFG] convert if-else chain to switch; NFC adds 6bbc1737e00 TableGen: Fix typo adds 172f1460ae0 [OPENMP]Reduce number of captured global vars. adds 03993f3b6f4 [CMake] Explicitly specify paths to libc++abi in CrossWinTo [...] adds 0bd3da5bfae [llvm-objdump][test] Reorganize ELF --syms tests adds e799405e536 [llvm-objdump] --syms: print 'i' for STT_GNU_IFUNC adds 7b74b0d4e54 [llvm-objdump] --syms: print 'u' for STB_GNU_UNIQUE adds fe047fbccc8 [X86] LowerEXTRACT_VECTOR_ELT - pull out repeated getOperan [...] adds 846c614f54a [X86] combineExtractWithShuffle - pull out repeated getSize [...] adds bf990530ae0 [Attributor] Improve noalias preservation using reachability adds 5a5a075c5b1 [LLD][ELF][Hexagon] Support GDPLT transforms adds b285b333dcd [Attributor] Detect possibly unbounded cycles in functions adds a7325298e1f [CodeView] Align type records on 4-bytes when emitting PDBs adds 2451cbf07bb [lldb/Reproducers] Intercept the FindProcesses API adds 69375fd0a30 [AssumeBundles] Preserve Information in the inliner adds 2543567c414 [AssumeBundles] filter usefull attriutes to preserve adds 18eae331229 [SCEV] Fix usage of invalid IP with FoldingSet adds 17bdb7a1791 [lldb/Test] Convert stdout to str by calling decode('utf-8' [...] adds ec3218dbee4 [X86] Add cttz/ctlz tests for i686 with CMOV target adds a2db388dce7 [CostModel][X86] Improve ISD::CTTZ costs accounting for BSF [...] adds 3860b2a0bd0 [clang-tidy] Update Abseil Duration Conversion check to fin [...] adds 0c5b6e2ea56 Recommit "[SCCP] Use ValueLatticeElement instead of Lattice [...] adds 01387c44d05 [lldb/Test] Temporarily skip TestReproducerAttach on Linux adds 20e36f31dfc [lldb/Host] s/FindProcesses/FindProcessesImpl/ in windows/Host.cpp adds a26bd4ec165 [TableGen] Support combining AssemblerPredicates with ORs adds 1b86ad27a7d Use 15 byte long nops on modern Intel processors adds e30c257811f [CVP,SCCP] Precommit test for D75055. adds 51e53af11c2 [SimplifyCFG] fix debug print formatting; NFC adds 94f5d73182f [SimplifyCFG] fix formatting; NFC adds 7fe0e70eccb [SimplifyCFG] regenerate test checks; NFC adds afc4dcee832 [SimplifyCFG] regenerate complete test checks; NFC adds 842ea709e4e Debug Info: Store the SDK in the DICompileUnit. adds fc1f2057450 [SLPVectorizer][SVE] Bail out early for scalable vector. adds 89b19e89595 [SimplifyCFG] add test for chain of empty block conditional [...] adds a213ece30bd [mlir] [VectorOps,LinAlg] Remove direct LLVM lowering for v [...] adds 05c0d349182 [X86][SSE] Prefer trunc(movd(x)) to pextrb(x,0) adds 478b06e6870 Revert "[ObjC][ARC] Check the basic block size before calli [...] adds adefcc8ab5b Revert "Revert "Update system_error tests for more platforms."" adds b50d80c1ee1 [Sema][SVE] Don't allow fields to have sizeless type adds 14d2d8c9761 Allow site-specific test_exec_root. adds 8c5c60a493c [Sema][SVE] Reject by-copy capture of sizeless types adds 994c071a1b7 [Sema][SVE] Reject arrays of sizeless types adds 32e90cbcd19 [AMDGPU] Disable endcf collapse adds f82b32a51e2 Revert "Reland "[DebugInfo] Enable the debug entry values f [...] adds bb8622094d7 AMDGPU: Don't handle kernarg.segment.ptr in functions adds f71abec661e [LoopInterchange] Fix interchanging contents of preheader BBs adds 86bba6c6410 [Sema] Use the canonical type in function isVector adds 05749acfd36 Revert "Move more tests to globalMemCounter and reset." adds 015b640be4c AMDGPU: Add flag to used fixed function ABI adds bbf3ef85411 [mlir][Vector]Lower vector.contract to llvm.intr.matrix_multiply adds 8f540dad612 [COFF] Assign unique names to autogenerated .weak.<name>.de [...] adds c262b69dcc0 [AMDGPU] Fix endcf collapse adds c6f1713c46e [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...] adds 9a349d66c91 CMake: Turn LLVM_ENABLE_ZLIB into a tri-state option adds b5aaa60962f Fix "unused variable" warning in NDEBUG builds. adds 906a91aa4d5 [MCJIT] Check for RuntimeDyld errors in MCJIT::finalizeLoad [...] adds 1d192e09d80 [IR] Fix formatting. NFC adds 431df3d873e [SelectionDAGBuilder] Simplify the struct type handling in [...] adds 42b78274111 [clangd] Add json::Object->Value conversion workaround for [...] adds e890453d6d1 [ELF] Add test for freebsd bfdname adds b2bb8b6cd64 [mlir] Automatically add DerivedAttribute op interface adds 92f7e8133ae [mlir][Linalg] Implement padding for linalg.conv and loweri [...] adds 18fc42fa337 [mlir][LLVMIR] Add a support for boolean type arguments conversion adds 94f848d7b56 Add Builder::getI64VectorAttr. adds b3998a0edb9 [OPENMP]Fix PR45047: Do not copy firstprivates in tasks twice. adds b7ce8fa91ed [LLJIT] Add std::move() as a workaround for older compilers adds ad7b930bd18 Initialize IsFast* values adds 65fc706ddfd [SCEV] Add support for GEPs over scalable vectors. adds b4c8608ebaa Adjust debug output for MCRelaxableFragment to include the [...] adds aca7167535e [NFC][LoopUnrollAndJam] clang-format. adds 9c5d0ea6784 Revert "Revert "Move more tests to globalMemCounter and reset."" adds 7c504548cae Fix `-Wunused-variable`. NFC. adds 755e00876cd [X86] Remove isel patterns for X86VBroadcast+trunc+extload. [...] adds 44c3a63c74d PR45063: Fix crash on invalid processing an elaborated clas [...] adds 83cdb654e47 [AArch64][Fix] LdSt optimization generate premature stack-popping adds 810794ce882 PR44992 Don't crash when a defaulted <=> is in a class decl [...] adds bf0cc6b328c [mlir][NFC] modernize / clean up some loop transform utils, [...] adds e6f1dd40bd0 [X86] Disable nop padding before instruction following a prefix adds 97c7be9028e [llvm-dlltool] Add a testcase to show the kind of weak exte [...] adds f47f4c137b9 [X86] getFauxShuffleMask - merge insertelement paths adds b236b4cb430 [yaml2obj] - Set a default value for `PAddr` property of a [...] adds 4878aa36d4a [ValueLattice] Add new state for undef constants. adds 0cb2f089c1f [X86] getFauxShuffleMask - pull out repeated byte sizes var [...] adds ee862adf607 Fix signed/unsigned comparison warning. adds 04410c565aa [clang-tidy] extend bugprone-signed-char-misuse check. adds 103678d66a9 [mlir] Fix cross compiling MLIR adds 3656558ceca [Hexagon] Only allow single HVX vector loads/stores in lowering adds b8b8f04c0dd [ValueLattice] Go to overdefined in getRange() for full ranges. adds eda58ac04cf Improve the attribute language option interface somewhat; NFCi. adds 43959a25927 [mlir][NFC] Move the LoopLike interface out of Transforms/ [...] adds 4df44c4f9c0 [mlir] Only treat "Alloc" effects as dead if they are for o [...] adds dab43c85920 Remove some explicit calls to getName() when printing diagn [...] adds 19840a307e6 Remove an unnecessary explicit 'WarnDiag'; NFC adds 633ea07200e [Orc] Add basic OrcV2 C bindings and example. adds ee04339b7f7 [gn build] Port 633ea07200e adds 2ddfac06070 [Orc][examples] Actually return MainResult from main adds f75e04bc93f [llvm-jitlink] Add -show-init-es option to dump initial Exe [...] adds b64afadf306 [JITLink][MachO] Treat linker private symbols as hidden rat [...] adds 1ffc5074050 [X86] Add avx512f only command lines to the vector add/sub [...] adds a7d187d9c05 Revert "[JITLink][MachO] Treat linker private symbols as hi [...] adds 2efeff6ac4a Test commit. adds 4dfe92e4654 Basic Block Sections Support. adds 9c9eb60b4b1 [JITLink][MachO] Re-apply b64afadf306, MachO linker-private [...] adds 981f017c5c4 [ORC] Print symbol flags and materializer name in Execution [...] adds 1e66710d392 [JITLink][AArch64] Fix incorrect capitalization in a testca [...] adds 049bb95c5c4 [ORC] Remove an undefined static method from LLJIT. adds 10aa7ea951e [CodeGenPrepare] Freeze condition when transforming select to br adds 27f303924e0 Be more strict when checking existence of foo adds 429d792f23f [mlir] Add support for generating dialect declarations via [...] adds 650f363bd75 [ValueLattice] Add singlecrfromundef lattice value. adds 56418042981 [DAG] MatchRotate - Add funnel shift by variable support adds 8105935d3aa [TypeSize] Allow returning scalable size in implicit conver [...] adds 5087ace6519 [Clang][SVE] Parse builtin type string for scalable vectors adds caef4a81c93 [AVR] Make helper functions static. NFC. adds 5cc9dea78a3 [tblgen] Remove unused private field. NFC. adds 775bf626982 [SystemZ] Regenerate rotate/shift tests adds 1ec395523d8 [Thumb2] Regenerate rotate tests adds 3ffb5ef7b03 [PowerPC] Regenerate rotate tests adds de5b2cfdd46 AMDGPU/GlobalISel: Add baseline test for mul adds 79cda46e49b AMDGPU/GlobalISel: Add baseline test for mul adds d09a46cdbc8 [gn build] (manually) port 5087ace6519 adds a1e940b1853 [Driver][test] Add a specific test file for -fmerge-all-constants adds 47df2220a27 [gn build] (manually) port 5087ace6519 more adds de0011abf58 [gn build] Port 5087ace6519 adds fe6037172b9 AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE adds ce33926342c AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests adds d3851332493 [llvm-objdump][test] Move {AArch64,X86}/macho-* to MachO/ adds 98f2bb44610 [ORC] Enable JITEventListeners in the RTDyldObjectLinkingLayer. adds b1cdada023a [llvm-objdump][test] Move {AArch64,ARM}/* to ELF/ARM/ or Ma [...] adds 7f5b8115acb [gn build] don't repeat arm header targets twice. no behavi [...] adds 9c5771710e6 Revert "[ORC] Enable JITEventListeners in the RTDyldObjectL [...] adds 6ed18eaa777 [llvm-objdump][test] Change llvm-objdump tests to use doubl [...] adds 7f6b25ad1bb [compiler-rt] [netbsd] Add support for the MKIPFILTER=no di [...] adds b2da1ddaef2 [X86] Add a non-zero cost for truncating v32i16->v32i8 on a [...] adds ecd6d7254e6 [test] llvm/test/: change llvm-objdump single-dash long opt [...] adds f0374e7db2d [test] lld/test/: change llvm-objdump single-dash long opti [...] adds 5c3ec7dc41f [llvm-objdump] Require long options to use double-dash --lo [...] adds f84beee9b8a [NFC][Test] Add three tests to verify the behavior of a*b-c [...] adds a79863f2f72 Support prefix padding for alignment purposes (Relaxable in [...] adds c94cfe6ea7f [MLIR] fix parse bound error message adds 2059d28bfd3 [lldb/Utils] Use PYTHON_EXECUTABLE to configure lldb-dotest [...] adds bfedb663ccf [lldb/Host] s/FindProcesses/FindProcessesImpl/ in freebsd/Host.cpp adds 4c90a5297d1 [lldb/Process] Include Unwind.h in FreeBSDThread adds 4ffe3ac729a Revert "[CodeGenPrepare] Freeze condition when transforming [...] adds 6ad63606ea4 [CodeGenPrepare] Freeze condition when transforming select to br adds 54146cbd32e [debuginfo-tests] Update test for double-dash long-option. adds 0eba5dc80fb [analyzer] Fix modeling some library functions when UCHAR_M [...] adds 53c2e10fb8a [Coroutines] Do not evaluate InitListExpr of a co_return adds ad643d5e93c [Verifier] Remove invalid verifier check adds e0ab0e6a281 [MIPS] Implement PUL.PS and PUU.PS instructions adds 56aed6144a1 [AVR] Add a release note about the AVR backend becoming an [...] adds d2b522f173c [NFC][X86] Simplify test cases for branch align adds 2005c60a6bf [obj2yaml][test] - Simplify call-graph-profile-section.yaml. NFCI. adds a2923b2a1e4 Implement CET Shadow Stack (Intel Controlflow Enforcement T [...] adds b1a7a245ec2 [NFC][MC] Rename alignBranches* to emitInstruction* adds c93652517c8 [DebugInfo] Handle generic type DW_OP_convert ops in llvm-d [...] adds 8b409eabaf7 [SVE] Auto-generate builtins and header for svld1. adds 3a5ddedadb6 [llvm-objdump] Display locations of variables alongside dis [...] adds f62b898c1f5 [DebugInfo] Add unit test for compact expression printer adds c0cf5f5da9a [llvm-objdump] Add simple memory expressions to variable display adds 18649f48139 [llvm-objdump] Add entry_value and stack_value opcodes adds 5abfa3226da [lldb/DWARF] Fix crash when a dwo compile unit refers to a [...] adds 02b6a3c3499 [DebugInfo] Handle generic type DW_OP_convert ops in dsymutil adds 161f70eae6c Don't run ARM objdump tests when ARM backend not built adds 042eb0482aa [llvm-objdump] Add llvm_unreachable to silence GCC warning. NFC. adds 2878c669387 Don't run PowerPC objdump tests when PowerPC backend not built adds 132f25bcca2 [SystemZ] Avoid scalarization of [SU]INT_TO_FP ISD-nodes. adds 2f20417ef04 Add AllowMissingMoveFunctionsWhenCopyIsDeleted flag to cppc [...] adds c5ff3df8393 [lldb] Hardcode target in dwo-type-in-main-file.s test adds f4cb9c919e2 Disable llvm-objdump --debug-vars tests on Windows adds 56cd6e356f1 [NFC][TTI] Use switch in getCastInstrCost adds 67d25914b2a [AST] rename DependencyFlags.h => DependenceFlags.h, NFC adds ac4609cb1d0 [X86] LowerRotate - use X86::isConstantSplat to detect cons [...] adds e43a0857818 [X86] X86::isConstantSplat - enable partial undef bit handl [...] adds e40525e0f2a [NFC][TTI] Remove static_casts adds 46c34447f86 [yaml2obj][test] - Fix comments in ELF/program-header-addre [...] adds adc2e250a1c Disable memcpy-inline-fails.ll for windows adds acdcd23b7b0 Add tests to ExpandMemCmp/X86/memcmp.ll before submitting D76113 adds 0a840ef8005 [lldb] Copy m_behaves_like_zeroth_frame on stack frame update adds 332edcc6bd1 [lldb] Remove unimplemented StackFrame::BehavesLikeZerothFrame adds 7aecf2323c4 [ExpandMemCmp] Correctly set alignment of generated loads adds c0241f150dc [GlobalISel] combine G_TRUNC with G_MERGE_VALUES adds 85462aefb52 [gn build] (manually) port 8b409eaba adds 2b3b453a827 [TargetLowering] Only demand a funnelshift's modulo amount bits adds 8d6582aa6bb [gn build] (manually) port 8b409eaba more adds 185b41393dc [gn build] Port f62b898c1f5 adds 536ba6373f0 [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to [...] adds 57d896e838b AMDGPU/GlobalISel: Make some large merges legal adds 4efec6e1c00 Revert "Disable memcpy-inline-fails.ll for windows" adds 5c261c9c452 Fix typo in parameter name. adds 6ce537ccfcf Revert "[SVE] Auto-generate builtins and header for svld1." adds 8ff2dcb18b5 [GlobalISel] add additional lowering support for G_INSERT adds e2d8aa6bf77 [lldb] Re-add nullptr check to IRForTarget::RewriteObjCCons [...] adds 4060016fce3 Revert "[gn build] (manually) port 8b409eaba" adds 19a03501879 GlobalISel: Fix round lowering adds 88fbd8f9e79 [lldb/Reproducers] Decode run-length encoding in GDB replay [...] adds ddd20ed1586 [AST] Move dependence computations into a separate file adds 18c97662482 Revert "[AST] Move dependence computations into a separate file" adds 8a593e29ab9 [AST] Correct the CXXOperatorCallExpr source range. adds 84386b2d8ae AMDGPU: Drop special case f64 fround lowering adds 07a41544fde Minor fix to a comment in CodeGenPrepare.cpp adds 09f4bdc03f8 [DexTer] Add step.UNKNOWN check for NoneType line numbers. adds 36091109675 Implement _LIBCPP_SUPPRESS_DEPRECATED_XXX when testing MSVC's STL adds c460dc6eebc AMDGPU/GlobalISel: Fix some illegal scalar argument types adds 80b627d69d3 AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source adds f5943288537 [PowerPC] Disable sanitizer test due to failures when using LLD adds 2e773626266 GlobalISel: Fix lower bswap for vectors adds ebb181cf409 [X86] matchScalarReduction - add support for partial reductions adds 9e484220358 Revert "[llvm-objdump] Display locations of variables along [...] adds 7d382dcd46a [Syntax] Build declarator nodes adds 05e7d8d6ce0 TTI: Add addrspace parameters to memcpy lowering functions adds b0bdb186f50 Utils: Always set alignment when expanding mem intrinsics adds 0616e9964b9 [InstSimplify][SVE] Fix SimplifyGEPInst for scalable vector. adds 0f2b68d9c70 Implement IR intrinsics for gather prefetch. adds 9b1513866fd [mlir][NFC] Add missing include for std::string. adds 0928368f623 [libc] Provide Arm Optimized Routines for the LLVM libc project. adds 623cb95eb33 Revert "[InstSimplify] Simplify calls with "returned" attribute" adds 78d622a48c1 [libc] Add a README.md file to the AOR directory. adds 2d723d4ad51 [mlir] Avoid the use of auto in templates to fix MSVC build adds 05ff3323e07 [AArch64] Remove unused variable adds 378b1e60809 [X86] Assign avx512bf16 instructions to the SSEPackedSingle [...] adds 166f83f4366 [QuantOps] Add the quant region definition adds 74bf95d71df [CUDA] Updated CompileCudaWithLLVM doc. adds 7fa204580df [LoopTerminology] Rotated Loops adds 30dc342f084 [LoopTerminology] Rotated Loops images adds df082ac45aa Basic Block Sections support in LLVM. adds 78ce190803c [gn build] Port df082ac45aa adds 2a3723ef114 [memtag] Plug in stack safety analysis. adds 19fccc52ff2 [Concepts] Fix incorrect control flow when TryAnnotateTypeC [...] adds fbb23c9714f Fix profiling options on PS4 target: - libclang_rt.profile [...] adds 5f7772004b1 [Tests] Add test coverage for prefix selection logic adds 8b3b04eb416 Make isValidImmForSVEVecImmAddrMode inline static rather th [...] adds d811aee5d9c [MLIR][NFC] update/clean up affine PDT, related utils, its [...] adds bd5941b9cee [mlir] Remove the PatternState class and simplify PatternMa [...] adds c3f0ceab0fd Add target to test basicblock-sections-mir-parse.mir adds 90a2fbdb044 Switch to TypeSystemClang over to CreateDeserialized() (NFC) adds 85726bbcbaa [X86] Disable fast-isel call lowering for functions with vX [...] adds ac48b1885ad [Support] Change isatty to is_displayed adds 032743e18f2 [mlir] Add support for the attribute verifiers in the diale [...] adds 39bcc76a925 [X86] Disable nop padding before instruction following hardcode adds d00d6a19dda Fix `-Wpedantic` warning. NFC. adds f0714cbb6a9 [sanitizer] Fix warning on windows adds f20dcc31e31 Fix unused function warning adds 332f0b3cd48 Affine expr simplification for add of const multiple of sam [...] adds fa72b29bec0 [PowerPC] add test cases for target hook isProfitableToHoist - NFC adds 80c351cdb6e [InstCombine] Transform to undef incorrect atomic unordered [...] adds 0b126eec6d4 [NFC][PowerPC] Simplify the logic in lower select_cc adds 3f3bda1c372 [LoopTerminology] Minor fixes in loop rotation adds 8aa07f81b85 Remove the old SecTaskAccess entry from debugserver's plist adds 8620bb95343 [lld] Fix "loop variable creates a copy" warning adds 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...] adds 876bb86e26c [AST] Move dependence computations into a separate file adds 1b5970edda4 [gn build] Port 876bb86e26c adds d3d844212fc Fix the buildbot error. adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...] adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test. adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...] adds 5156e38eb1d Fix memtag test. adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...] adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...] adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission. adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...] adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC). adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints adds 4add2492055 [AVR] Add support for the -mdouble=x flag adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...] adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...] adds ad357c15230 [gn build] Port ac1d23ed7de adds f95541839cb [lldb] Tighten checks in TestStats.py adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive. adds 2aba9b6cf8a AMDGPU/GlobalISel: Legalize a16 images adds 83ffbf26181 AMDGPU/GlobalISel: Legalize non-a16 non-NSA images adds d9a012ed8a5 AMDGPU/GlobalISel: Adjust image load register type based on dmask adds d0fe13ecf9a AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize adds acf6e4190f4 Purge unused diagnostics. NFC. adds 73b1da16051 [MIPS] Implement MIPS3D vector instructions adds 873ab73db47 [ValueLattice] Clarify that constant state can reached from undef. adds e119980f3f8 [mlir] LLVM dialect: move ensureDistinctSuccessors out of s [...] adds 48a9cf90439 [AMDGPU] Enable SEXT divergence driven selection. adds e8ac825f5b9 [AssumeBundles] Detection of Empty bundles adds a060a1782e2 [Alignment] Add alignTo with skew parameter adds 039c917b43b AMDGPU/GlobalISel: Fix asserting on gather4 intrinsics adds 60963fa6301 [HIP] Let clang recognize .hip extension adds f8dbe50e99b [docs] Remove outdated note about migration to Git adds 9cd8db1c80c [NFC][PowerPC] Add 2 test cases to early-ret.mir to test BL [...] adds 34b8a0d5998 [Verifier] Silence static analyzer null dereference warning [...] adds c9656a3b311 [DAGCombiner] matchRotateSub - handle shift amount truncation adds 704cd4d5d07 [clangd] Only minimally escape text when rendering to markdown. adds 08ab8c9af4d [NFC] Add UsedDeclVisitor adds 1f93b162fc6 Support repeated machine outlining adds 6e29846b29d [AMDGPU] Fix whole wavefront mode adds 76cf14035be [MLIR] Added llvm.fence adds b9f1b8be1cb Revert "Support repeated machine outlining" adds 5d90f886bc0 [clang][AArch64] readd support for 'p' inline asm constraint adds 585a3cc31bb Fix -Wdeprecated-copy-dtor and -Wdeprecated-dynamic-excepti [...] adds 9e2715aaaca [lldb] Remove template parameters from FunctionTemplateDecl names adds 98369178bc6 [SelectionDAGBuilder] Don't set MachinePointerInfo for gath [...] adds b6bcf728507 [OPENMP50]Mark expression in detach clause as firstprivate. adds 1bf0c993758 [ValueTracking][SVE] Fix isGEPKnownNonNull for scalable vector. adds 5267f5e6b4c [mlir] Add a hook to PatternRewriter to allow for patterns [...] adds 586565c514e [InstCombine] add tests for bool math; NFC adds be9e3d94165 [InstCombine] reduce demand-limited bool math to logic, part 2 adds 661c950630f [NFC][Attr TableGen] Emit Spelling Enum for Attr types if there >1 adds 768ead0a6ca [libc] Add a new rule `add_object`. adds 3d9e6c42f8c [libc++] Use env to set the tool's environment on Darwin adds 080dd10f7df Move RDF from Hexagon to Codegen adds 5555c04ba9f [gn build] Port 080dd10f7df adds 526c51e6fdc [DwarfDebug] Fix an assertion error when emitting call site [...] adds 51b78a3e06d [libc++] Bugfix to std::binomial_distribution<int> adds 2bd1ca28c1f [ELF][test] Delete unneeded --no-threads adds 17566573b29 [libc] Resolve race condition in sub-process test runner. adds a72ae99cf9d [SCCP] Split up callsite handling, only propagate result on [...] adds c48442c9f38 PR45207: Fix crash if constrained-type-specifier annotation [...] adds 36b8d02c8df [pstl] A hot fix for exclusive_scan (+ lost enable_if in de [...] adds 83989e69415 Don't call anyone lazy in the documentation. adds 1458bb92dff [lit] NFC: Fix typo in log statement adds c45eaeabb77 [Clang] Undef attribute for global variables adds 68224c19522 [TargetLowering] Only demand a rotation's modulo amount bits adds d177c36e5c4 Add some libc++ revisions to .git-blame-ignore-revs adds 7aa28995e87 [lldb/PlatformDarwin] Be more robust in computing the SDK p [...] adds 6a38e0e4f51 [MC] Recalculate fragment offsets after relaxation adds a4ef2a71d38 [libc++] Move some misplaced compile-time flags adds 9a65d683e02 [mlir] Add target for Shape dialect adds a2920c4ea99 [codegen] Fix one more case where `getGlobalDecl` should be [...] adds 31b7f0ed6a9 [clangd] Extend findTarget()'s dependent name heuristic to [...] adds 1d19b153955 Fix arm build broken by D74361 by dropping align from filec [...] adds 363dd3f394b [mlir][NFC] Rename QuantOps to Quant adds 4d60f47b082 [mlir][NFC] Renamed VectorOps to Vector adds 3829d85cc61 [lldb/PlatformDarwin] Return POSIX path from FindXcodeConte [...] adds cc691f3384c Disable loader-uninitialized tests on Windows adds 68f163df0ec [AMDGPU] Print DWARF register numbers in AMDGPUInstPrinter adds a11b3304188 [lldb/Bindings] Check that process isn't None before callin [...] adds c9b454a1b7e AMDGPU/GlobalISel: Fix verifier errors on image atomics adds f2f8bdc2b16 Fix `-Wunused-variable` warning. NFC. adds a9e05d5711a [libc] Add AOR testing dependencies for buildbot workers. adds 4e0fe038f43 Revert "Avoid emitting unreachable SP adjustments after `throw`" adds ab2dcff309f Support repeated machine outlining adds 7b166d51823 Revert "Support repeated machine outlining" adds 7ca473a27bd [MLIR] Add support for out of tree external projects using MLIR adds 2fae7878d55 [mlir][Vector] Mostly-NFC - Restructure options for lowerin [...] adds 3145427dd73 [mlir][NFC] Replace all usages of PatternMatchResult with L [...] adds bd0ca2627cf [mlir] Update DRR patterns to notify the rewriter why a pat [...] adds d577193c0f7 [DAGCombine] Respect the uses when combine FMA for a*b+/-c*d adds e7a811b3193 PR45133: Don't crash if the active member of a union change [...] adds 34d0d6ba74f [mlir][DialectConversion] Print the operation being legaliz [...] adds 9bca8fc4cf5 Revert "AMDGPU/GlobalISel: Fully handle 0 dmask case during [...] adds 4d35055635a [libc] Add sigaction adds 974d649f8ea CET for Exception Handle adds c3df69faa03 [Alignment][NFC] Deprecate getTransientStackAlignment adds bd763e2cf7c [clang] Fix crash on visiting null nestedNameSpecifier. adds ef56b55e129 [NFC][ARM] Add thumb triple to test adds 5672ae8d868 [SCCP] Use constant ranges for select, if cond is overdefined. adds cda2b0769f5 [InstCombine][X86] Tests for variable but in-range per-elem [...] adds 8d019cda851 Fix ac1d23ed7de01fb3 interaction with gold plugin adds 28c5d97beec [ARM,MVE] Add intrinsics and isel for MVE integer VMLA. adds 928776de923 [ARM,MVE] Add intrinsics for the VQDMLAH family. adds c5b81466c2b Reland D75470 [SVE] Auto-generate builtins and header for svld1. adds f4e495a18e8 [InstCombine][X86] simplifyX86varShift - convert variable i [...] adds 0db7244295b [SCCP] Precommit some additional tests for integer ranges. adds a0a3a9c5a83 [DebugInfo] Fix multi-byte entry values in call site values adds 940ba1465b2 Fix possible assertion when using PBQP with debug info adds 4788ca450fe [AArch64][SVE] Change pointer type of nontemporal load/stor [...] adds 9bdcd9bf443 [llvm][SVE] Addressing mode for FF/NF loads. adds b09cce07c7e [OPENMP50]Codegen for detach clause. adds db31e2e1e6c [lldb/Target] Support more than 2 symbols in StackFrameRecognizer adds a8901a03544 [mlir] NFC: Fix trivial typos in documents adds 6739805e24c [ARM] Track epilogue instructions with FrameDestroy flag (NFC) adds 4cf01ed75e3 [hip] Revise `GlobalDecl` constructors. NFC. adds 2aaafaf5005 [NFC] Add missing REQUIRES clause to a test adds 96b70809d95 [NFC][PowerPC] Add a new MIR file to test if-converter pass adds d000655a8cd [Alignment][NFC] Deprecate getMaxAlignment adds 73cea83a6f5 [IPRA][ARM] Spill extra registers at -Oz adds 85334b030a6 [NFCI][SCEV] Avoid recursion in SCEVExpander::isHighCostExp [...] adds f3e297d90fc Fix build with gcc 7.5 by adding a "redundant move" adds 4d506da91c4 Fix `warning: extra ‘;’` (NFC) adds 24c2e61362a [InstCombine][X86] Add additional demandedelts style test f [...] adds 3481062bc68 [lldb] [testsuite] Enable forgotten -gsplit-dwarf for 2 testfiles adds c21866476e1 [PowerPC][AIX] Implement by-val caller arguments in a singl [...] adds ef64ba83119 [InstCombine] GEPOperator::accumulateConstantOffset does no [...] adds dd12826808f [Syntax] Build template declaration nodes adds 9f981e9adf9 Reland "[gn build] (manually) port 8b409eaba" adds 06150e8356c [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f57290ec57d [gn build] add rebase changes that should have been in 9f98 [...] adds d1a7bfca743 [AMDGPU] Fix AMDGPUUnifyDivergentExitNodes adds ea4597eef10 Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case durin [...] adds 4ea1baf6a0e AMDGPU: Initial, crude support for indirect calls adds fc2a5ef9c87 [NFC][PowerPC] Update test adds 642a424bc49 [gn build] remove a workaround that is no longer needed adds 04a309dd0be [libc] Adding memcpy implementation for x86_64 adds 881f5b5a7b2 Revert "[Syntax] Build template declaration nodes" adds e13d153c1b5 [ARM,MVE] Add intrinsics for the VQDMLAD family. adds e6a74803d4e [VPlan] Use underlying value for printing, if available. adds 0d896278c81 Support repeated machine outlining adds 1cc09dcefcc Add missing module map entry. adds 1e4ee0bfc52 [Dominators] Fixup comments in GenericDominatorTreeConstruc [...] adds dc5f9826396 [GlobalISel] Port some basic undef combines from DAGCombiner.cpp adds 9c6458ecf8c [InstSimplify] Add bitreverse/bswap vector tests adds 746bd860c9c Replace get*Alignment() methods with get*Align() equivalents. adds e009fad342c [PowerPC] Remove UB from PPCInstrInfo when handling rotates [...] adds f8e8f0a6038 [TSan] Support pointer authentication in setjmp/longjmp int [...] adds 6f79f80e6e4 [HIP] Fix duplicate clang -cc1 options on MSVC toolchain adds 1010c44b4c0 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 2f8894a5b8b [OPENMP50]Add support for extended device clause in target [...] adds ebec984e14a [AliasAnalysis] Misc fixes for checking aliasing with scala [...] adds 4e8830830ee [libc] Add a missing deps to the linux syscalls target. adds e225e770f7e [TableGen][GlobalISel] Rework RegisterBankEmitter for easie [...] adds e9f22fd4293 [TableGen][GlobalISel] Account for HwMode in RegisterBank r [...] adds 4be504a97f9 [mlir] Add support for detecting single use callables in th [...] adds b40ee7ff1b1 [lldb/MemoryHistoryAsan] Fix address resolution for recorde [...] adds 1e431322099 [mlir][LLVM] Add masked reads and writes. adds 6bdb0efa42b [InstSimplify] Regenerate OR tests adds 47ce1406c8e [InstSimplify] Add missing vector OR test to show lack of D [...] adds 9d40292a642 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 64a5e57a61b [mlir] Disable notifyMatchFailure in NDEBUG adds 498b53890d8 [SelectionDAGBuilder][FPEnv] Take into account SelectionDAG [...] adds 22c66c1a28c [JumpThreading] add a miscompile test based on discussion i [...] adds c682a605eb4 [Fuchsia] Include llvm-gsymutil tool in the Fuchsia toolchain adds e24e95fe900 Remove CompositeType class. adds 49bdfd888d3 [InstSimplify] Add missing vector masked add tests to show [...] adds 30ccc2e8d24 [libc++] Add missing visibility annotation for __base adds faba1d034a0 [LangRef] add explanatory text for select poison semantics [...] adds acaf1442226 [LangRef] fix formatting tick; NFC adds 00c1cd19349 [VPlan] Record underlying value for VPValues created by add [...] adds 9bb5685b216 [clang-tidy] misc-unconventional-assign-operator suggest to [...] adds ae7bda5dac7 [mlir][Linalg] Remove initial value for conditions. adds fd2c15e6024 [VPlan] Do not print mapping for Value2VPValue. adds 85bd4369610 [Host] Remove some code that's not needed anymore. adds 7b5d4669daa [MLIR] Allow global with an external linkage to include ini [...] adds 99336bf95ab [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f3c857fae29 [OPENMP50]Add basic codegen support for ancestor device modifier. adds f951b0f82df [lit] Add builtin support for flaky tests in lit adds 14970669dde [lldb/Test] Add unittest for FileSpec::operator bool() adds 5ffb30fd6c7 [lldb/PlatformDarwin] Expose current toolchain and CL tools [...] adds 1365ab4b63b [clang-tidy] RenamerClangTidy now correctly renames `using [...] adds 47622efc6f0 [clang/test] Add test for DIFlagAllCallsDescribed under -gg [...] adds f18233dad46 Fix -fsanitize=array-bound to treat T[0] union members as f [...] adds d8061456bcc [LangRef] fix typo in select poison explanation; NFC adds c69a4d6bef0 [SelectionDAG] When splitting gathers/scatters in type lega [...] adds 3b35f9d8b51 [mlir][spirv] Use memref memory space for storage class adds 67e8690e53c [mlir][spirv] Let SPIRVConversionTarget consider type availability adds 58df5e6d9ad [mlir][spirv] Plumbing target environment into type converter adds f741b8eabed [mlir][spirv] Move type checks from dialect class to type h [...] adds 9efb4b40232 [mlir][spirv] Make SPIRVTypeConverter target environment aware adds ffd4583c6ae [mlir][spirv] Change standard op patterns to consider type [...] adds 73431a492ba [mlir][spirv] Consolidate std.constant to spv.constant conversions adds 62201763c54 Fix crash in check-mlir due to 08ab8c9af4dd27cb306b449edc9a [...] adds f0ca0a25388 [AppleObjCRuntimeV2] Rewrite GetClassDescriptor, reducing i [...] adds b72e13c242d [MLIR] Deduplicate dialect registration by ClassID adds cd1212deffb [mlir] Introduced CallOp Dialect Conversion adds aacf022cd57 [PowerPC] add IR level isFMAFasterThanFMulAndFAdd - NFC And [...] adds 52b2bae777f [lldb/testsuite] Skip TestEmptyStdModule.py if using a remo [...] adds c182be211a4 [lldb/testsuite] Tweak TestBreakpointLocations.py to pass f [...] adds 127b9d9d774 [lldb/testsuite] Apply @skipIfDarwinEmbedded to part of Tes [...] adds 71db787c458 [lldb/testsuite] Rewrite TestThreadLocal.py adds acd641c19d6 [lldb/testsuite] Slightly rework TestHiddenIvars.py adds 59918d3793a [lldb/testsuite] Make TestObjCIvarStripped.py working with [...] adds 79a7ed92a9b CFGDiff: Simplify/common the begin/end implementations to u [...] adds 2ea5495759f [InstCombine][SVE] Fix InstCombiner::visitAllocaInst for sc [...] adds b58f6bb1207 Add a test for UsedDeclVisitor adds f528df8e269 Revert "Add a test for UsedDeclVisitor" adds 3f85134d710 [PowerPC] implement target hook isProfitableToHoist adds 2c1ba63edee [mlir] Change missed usage PatternMatchResult to LogicalResult adds e778db6d721 recommit b58f6bb1207521cdf6a856004525d7bffa5f2153 adds 5d881dd8a8b Update so debugserver can be built on macos again with xcodebuild. adds 4b0f1e12c24 [AST] Add a flag indicating if any subexpression had errors adds bc18624b403 [mlir] vector.type_cast: disallow memrefs with layout in verifier adds d8fcdcdf68c [Reassociate] add testcases for more than 1 pairs - NFC adds 8a36594a7ec [SCCP] Use constant ranges for binary operators. adds 981f0802b37 [SVE] Generate overloaded functions for ACLE intrinsics. No new revisions were added by this update. Summary of changes: .git-blame-ignore-revs | 6 + clang-tools-extra/clang-doc/HTMLGenerator.cpp | 20 +- clang-tools-extra/clang-doc/MDGenerator.cpp | 168 +- clang-tools-extra/clang-doc/Representation.cpp | 46 + clang-tools-extra/clang-doc/Representation.h | 12 + clang-tools-extra/clang-doc/assets/index.js | 8 +- clang-tools-extra/clang-doc/tool/ClangDocMain.cpp | 11 +- .../find-all-symbols/FindAllMacros.cpp | 1 + clang-tools-extra/clang-tidy/CMakeLists.txt | 2 + .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 1 + .../clang-tidy/ClangTidyDiagnosticConsumer.h | 4 + .../clang-tidy/ClangTidyForceLinker.h | 5 + .../clang-tidy/ExpandModularHeadersPPCallbacks.cpp | 2 + .../clang-tidy/ExpandModularHeadersPPCallbacks.h | 7 + .../abseil/DurationUnnecessaryConversionCheck.cpp | 47 +- .../abseil/StringFindStartswithCheck.cpp | 7 +- .../android/ComparisonInTempFailureRetryCheck.cpp | 9 +- .../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 + .../clang-tidy/bugprone/CMakeLists.txt | 1 + .../bugprone/DynamicStaticInitializersCheck.cpp | 5 +- .../bugprone/DynamicStaticInitializersCheck.h | 13 +- .../clang-tidy/bugprone/IntegerDivisionCheck.cpp | 14 +- .../MisplacedPointerArithmeticInAllocCheck.cpp | 3 +- .../bugprone/MisplacedWideningCastCheck.cpp | 7 +- .../clang-tidy/bugprone/PosixReturnCheck.cpp | 3 +- .../clang-tidy/bugprone/SignedCharMisuseCheck.cpp | 112 +- .../clang-tidy/bugprone/SignedCharMisuseCheck.h | 17 +- .../clang-tidy/bugprone/SizeofContainerCheck.cpp | 2 +- .../clang-tidy/bugprone/SizeofExpressionCheck.cpp | 5 +- .../bugprone/StringIntegerAssignmentCheck.cpp | 3 +- .../bugprone/SuspiciousEnumUsageCheck.cpp | 11 +- .../clang-tidy/bugprone/SuspiciousIncludeCheck.cpp | 108 + .../clang-tidy/bugprone/SuspiciousIncludeCheck.h | 57 + .../bugprone/SuspiciousStringCompareCheck.cpp | 17 +- .../bugprone/UnhandledSelfAssignmentCheck.cpp | 6 +- .../clang-tidy/bugprone/UseAfterMoveCheck.cpp | 12 +- .../cert/DefaultOperatorNewAlignmentCheck.cpp | 1 + .../clang-tidy/cert/PostfixOperatorCheck.cpp | 3 +- .../AvoidNonConstGlobalVariablesCheck.cpp | 67 + .../AvoidNonConstGlobalVariablesCheck.h | 35 + .../clang-tidy/cppcoreguidelines/CMakeLists.txt | 1 + .../CppCoreGuidelinesTidyModule.cpp | 3 + .../cppcoreguidelines/InitVariablesCheck.cpp | 4 +- .../cppcoreguidelines/OwningMemoryCheck.cpp | 5 +- .../ProBoundsConstantArrayIndexCheck.cpp | 11 +- .../ProBoundsPointerArithmeticCheck.cpp | 7 +- .../SpecialMemberFunctionsCheck.cpp | 51 +- .../SpecialMemberFunctionsCheck.h | 15 +- .../clang-tidy/fuchsia/CMakeLists.txt | 1 - .../clang-tidy/fuchsia/FuchsiaTidyModule.cpp | 3 - .../fuchsia/RestrictSystemIncludesCheck.cpp | 116 - .../fuchsia/RestrictSystemIncludesCheck.h | 47 - .../google/GlobalNamesInHeadersCheck.cpp | 5 +- .../clang-tidy/google/GlobalNamesInHeadersCheck.h | 13 +- .../google/UnnamedNamespaceInHeaderCheck.cpp | 5 +- .../google/UnnamedNamespaceInHeaderCheck.h | 13 +- .../clang-tidy/hicpp/SignedBitwiseCheck.cpp | 7 +- .../clang-tidy/llvm/HeaderGuardCheck.h | 9 +- .../clang-tidy/llvmlibc/CMakeLists.txt | 15 + .../clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp | 37 + .../llvmlibc/RestrictSystemLibcHeadersCheck.cpp | 73 + .../llvmlibc/RestrictSystemLibcHeadersCheck.h | 35 + .../clang-tidy/misc/DefinitionsInHeadersCheck.cpp | 9 +- .../clang-tidy/misc/DefinitionsInHeadersCheck.h | 13 +- .../clang-tidy/misc/RedundantExpressionCheck.cpp | 81 +- .../clang-tidy/misc/StaticAssertCheck.cpp | 2 +- .../misc/UnconventionalAssignOperatorCheck.cpp | 5 +- .../clang-tidy/modernize/LoopConvertCheck.cpp | 7 +- .../clang-tidy/modernize/MakeSmartPtrCheck.cpp | 10 +- .../modernize/UseDefaultMemberInitCheck.cpp | 4 +- .../clang-tidy/portability/CMakeLists.txt | 1 + .../portability/PortabilityTidyModule.cpp | 3 + .../portability/RestrictSystemIncludesCheck.cpp | 116 + .../portability/RestrictSystemIncludesCheck.h | 47 + .../clang-tidy/portability/SIMDIntrinsicsCheck.cpp | 1 + .../readability/ContainerSizeEmptyCheck.cpp | 5 +- .../readability/ImplicitBoolConversionCheck.cpp | 11 +- .../readability/NonConstParameterCheck.cpp | 3 +- .../readability/RedundantSmartptrGetCheck.cpp | 2 +- .../readability/RedundantStringCStrCheck.cpp | 16 +- .../clang-tidy/readability/StringCompareCheck.cpp | 2 +- clang-tools-extra/clang-tidy/utils/CMakeLists.txt | 2 +- .../clang-tidy/utils/FileExtensionsUtils.cpp | 74 + .../clang-tidy/utils/FileExtensionsUtils.h | 68 + .../clang-tidy/utils/HeaderFileExtensionsUtils.cpp | 70 - .../clang-tidy/utils/HeaderFileExtensionsUtils.h | 55 - clang-tools-extra/clang-tidy/utils/HeaderGuard.cpp | 4 +- clang-tools-extra/clang-tidy/utils/HeaderGuard.h | 18 +- clang-tools-extra/clang-tidy/utils/Matchers.h | 8 - .../clang-tidy/utils/OptionsUtils.cpp | 4 +- .../clang-tidy/utils/RenamerClangTidyCheck.cpp | 5 + clang-tools-extra/clangd/CodeComplete.cpp | 7 +- clang-tools-extra/clangd/FS.h | 1 + clang-tools-extra/clangd/FindSymbols.cpp | 32 +- clang-tools-extra/clangd/FindSymbols.h | 6 +- clang-tools-extra/clangd/FindTarget.cpp | 6 + clang-tools-extra/clangd/Format.cpp | 1 + clang-tools-extra/clangd/FormattedString.cpp | 151 +- clang-tools-extra/clangd/FormattedString.h | 2 + clang-tools-extra/clangd/Preamble.cpp | 12 +- clang-tools-extra/clangd/Preamble.h | 3 +- clang-tools-extra/clangd/Protocol.cpp | 19 +- clang-tools-extra/clangd/README.md | 19 + clang-tools-extra/clangd/SourceCode.cpp | 224 +- clang-tools-extra/clangd/SourceCode.h | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 43 +- clang-tools-extra/clangd/XRefs.cpp | 176 +- clang-tools-extra/clangd/XRefs.h | 15 + .../clangd/clients/clangd-vscode/package.json | 2 +- .../clangd/clients/clangd-vscode/src/extension.ts | 39 +- .../clangd-vscode/vsc-extension-quickstart.md | 33 - clang-tools-extra/clangd/refactor/Rename.cpp | 6 +- .../clangd/refactor/tweaks/CMakeLists.txt | 1 + .../clangd/refactor/tweaks/DefineOutline.cpp | 15 +- .../clangd/unittests/FileIndexTests.cpp | 20 +- .../clangd/unittests/FormattedStringTests.cpp | 99 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 2 +- .../clangd/unittests/SelectionTests.cpp | 8 + .../clangd/unittests/SourceCodeTests.cpp | 21 +- .../clangd/unittests/TUSchedulerTests.cpp | 24 + clang-tools-extra/clangd/unittests/TestTU.cpp | 3 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 118 +- clang-tools-extra/docs/ReleaseNotes.rst | 31 + .../docs/_templates/clangd_redirect.html | 14 + clang-tools-extra/docs/_templates/layout.html | 2 +- .../abseil-duration-unnecessary-conversion.rst | 11 + .../checks/bugprone-signed-char-misuse.rst | 67 +- .../checks/bugprone-suspicious-include.rst | 32 + ...guidelines-avoid-non-const-global-variables.rst | 38 + .../cppcoreguidelines-special-member-functions.rst | 17 +- .../checks/fuchsia-restrict-system-includes.rst | 32 - clang-tools-extra/docs/clang-tidy/checks/list.rst | 8 +- .../llvmlibc-restrict-system-libc-headers.rst | 20 + .../portability-restrict-system-includes.rst | 51 + clang-tools-extra/docs/clang-tidy/index.rst | 1 + clang-tools-extra/docs/clangd.rst | 7 +- .../docs/clangd/ApplyClangTidyFixInVSCode.gif | Bin 95232 -> 0 bytes clang-tools-extra/docs/clangd/ApplyFixInVSCode.gif | Bin 73814 -> 0 bytes .../clangd/CodeCompletionInEmacsCompanyMode.png | Bin 10480 -> 0 bytes .../docs/clangd/CodeCompletionInSublimeText.png | Bin 19894 -> 0 bytes .../docs/clangd/CodeCompletionInVSCode.png | Bin 15094 -> 0 bytes .../docs/clangd/CodeCompletionInYCM.png | Bin 17028 -> 0 bytes ...ompletionInsertsNamespaceQualifiersInVSCode.gif | Bin 110759 -> 0 bytes clang-tools-extra/docs/clangd/Configuration.rst | 43 +- .../docs/clangd/DeveloperDocumentation.rst | 32 +- .../docs/clangd/DiagnosticsInEmacsEglot.png | Bin 16634 -> 0 bytes clang-tools-extra/docs/clangd/ErrorsInVSCode.png | Bin 76993 -> 0 bytes clang-tools-extra/docs/clangd/Extensions.rst | 178 +- clang-tools-extra/docs/clangd/Features.rst | 273 +- .../docs/clangd/FindAllReferencesInVSCode.gif | Bin 76027 -> 0 bytes .../docs/clangd/FormatSelectionInVSCode.gif | Bin 167887 -> 0 bytes .../docs/clangd/GoToDefinitionInVSCode.gif | Bin 123395 -> 0 bytes clang-tools-extra/docs/clangd/Installation.rst | 382 +- .../clangd/NavigationWithBreadcrumbsInVSCode.gif | Bin 123365 -> 0 bytes clang-tools-extra/docs/clangd/OutlineInVSCode.png | Bin 15443 -> 0 bytes clang-tools-extra/docs/clangd/README.txt | 4 + .../docs/clangd/SignatureHelpInVSCode.gif | Bin 36923 -> 0 bytes clang-tools-extra/docs/clangd/index.rst | 31 +- clang-tools-extra/docs/index.rst | 3 +- clang-tools-extra/pp-trace/PPCallbacksTracker.cpp | 1 + clang-tools-extra/test/clang-doc/single-file.cpp | 16 +- .../a.h => Headers/a} | 0 .../system/cstdarg.h => Headers/a.cpp} | 0 .../system/cstdlib.h => Headers/a.hpp} | 0 .../system/j.h => Headers/c.c} | 0 .../system/s.h => Headers/c.cc} | 0 .../system/t.h => Headers/c.cxx} | 0 .../clang-tidy/checkers/Inputs/Headers/i.cpp} | 0 .../Inputs/llvmlibc/resource/include/stdatomic.h} | 0 .../resource/include}/stddef.h | 0 .../system}/math.h | 0 .../system}/stdio.h | 0 .../system}/stdlib.h | 0 .../system}/string.h | 0 .../checkers/Inputs/llvmlibc/transitive.h | 0 .../system}/float.h | 0 .../system/r.h | 0 .../system}/s.h | 0 .../system}/stddef.h | 0 .../system}/stdint.h | 0 .../system/t.h | 0 .../system/transitive.h | 0 .../transitive2.h | 0 .../abseil-duration-unnecessary-conversion.cpp | 40 + .../checkers/bugprone-signed-char-misuse.cpp | 86 + .../checkers/bugprone-suspicious-include.cpp | 24 + ...guidelines-avoid-non-const-global-variables.cpp | 237 + ...ons-allow-missing-move-when-copy-is-deleted.cpp | 49 + .../fuchsia-restrict-system-includes-all.cpp | 10 - .../fuchsia-restrict-system-includes-glob.cpp | 9 - .../fuchsia-restrict-system-includes-headers.cpp | 24 - .../checkers/fuchsia-restrict-system-includes.cpp | 25 - ...ibc-restrict-system-libc-headers-transitive.cpp | 8 + .../llvmlibc-restrict-system-libc-headers.cpp | 13 + ...isc-unconventional-assign-operator-precxx11.cpp | 6 + .../portability-restrict-system-includes-allow.cpp | 10 + ...rtability-restrict-system-includes-disallow.cpp | 11 + .../portability-restrict-system-includes-glob.cpp | 11 + ...ability-restrict-system-includes-transitive.cpp | 24 + .../checkers/readability-identifier-naming.cpp | 5 + .../unittests/clang-doc/HTMLGeneratorTest.cpp | 16 +- .../unittests/clang-doc/MDGeneratorTest.cpp | 14 +- clang/cmake/caches/CrossWinToARMLinux.cmake | 11 + clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/docs/AttributeReference.rst | 13 - clang/docs/AutomaticReferenceCounting.rst | 212 +- clang/docs/CMakeLists.txt | 32 +- clang/docs/ClangCommandLineReference.rst | 808 +- clang/docs/HowToSetupToolingForLLVM.rst | 2 +- clang/docs/LibASTMatchersReference.html | 81 +- clang/docs/OpenMPSupport.rst | 2 + clang/docs/ReleaseNotes.rst | 17 + clang/include/clang/AST/ASTContext.h | 17 +- clang/include/clang/AST/ASTDumperUtils.h | 2 + clang/include/clang/AST/ASTImporter.h | 5 + clang/include/clang/AST/Attr.h | 3 +- clang/include/clang/AST/CanonicalType.h | 2 + clang/include/clang/AST/CommentCommands.td | 2 +- clang/include/clang/AST/ComputeDependence.h | 186 + clang/include/clang/AST/Decl.h | 35 +- clang/include/clang/AST/DeclBase.h | 11 +- clang/include/clang/AST/DeclCXX.h | 25 +- clang/include/clang/AST/DeclTemplate.h | 8 + clang/include/clang/AST/DependenceFlags.h | 157 + clang/include/clang/AST/DependencyFlags.h | 138 - clang/include/clang/AST/Expr.h | 366 +- clang/include/clang/AST/ExprCXX.h | 250 +- clang/include/clang/AST/ExprObjC.h | 168 +- clang/include/clang/AST/ExprOpenMP.h | 19 +- clang/include/clang/AST/ExternalASTSource.h | 27 +- clang/include/clang/AST/GlobalDecl.h | 59 +- clang/include/clang/AST/Mangle.h | 9 +- clang/include/clang/AST/NestedNameSpecifier.h | 2 +- clang/include/clang/AST/OpenMPClause.h | 90 +- clang/include/clang/AST/RecursiveASTVisitor.h | 27 +- clang/include/clang/AST/Stmt.h | 31 +- clang/include/clang/AST/TemplateBase.h | 5 +- clang/include/clang/AST/TemplateName.h | 2 +- clang/include/clang/AST/TextNodeDumper.h | 1 + clang/include/clang/AST/Type.h | 13 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 74 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 22 +- clang/include/clang/Basic/AArch64SVEACLETypes.def | 28 +- clang/include/clang/Basic/Attr.td | 157 +- clang/include/clang/Basic/AttrDocs.td | 33 +- clang/include/clang/Basic/Builtins.def | 1 + clang/include/clang/Basic/BuiltinsARM.def | 2 + clang/include/clang/Basic/BuiltinsSVE.def | 20 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 13 + clang/include/clang/Basic/CMakeLists.txt | 21 + clang/include/clang/Basic/CodeGenOptions.def | 2 + clang/include/clang/Basic/CodeGenOptions.h | 6 +- clang/include/clang/Basic/Diagnostic.h | 24 + clang/include/clang/Basic/DiagnosticASTKinds.td | 3 + clang/include/clang/Basic/DiagnosticGroups.td | 13 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 26 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 129 +- clang/include/clang/Basic/LangOptions.def | 3 + clang/include/clang/Basic/Module.h | 26 + clang/include/clang/Basic/OpenMPKinds.def | 11 + clang/include/clang/Basic/OpenMPKinds.h | 7 + clang/include/clang/Basic/SourceManager.h | 58 +- clang/include/clang/Basic/TargetBuiltins.h | 49 + clang/include/clang/Basic/TargetInfo.h | 6 + clang/include/clang/Basic/arm_cde.td | 45 + clang/include/clang/Basic/arm_mve.td | 101 + clang/include/clang/Basic/arm_mve_defs.td | 20 + clang/include/clang/Basic/arm_sve.td | 139 + clang/include/clang/Driver/Options.td | 11 +- clang/include/clang/Driver/ToolChain.h | 3 +- clang/include/clang/Frontend/CompilerInstance.h | 4 +- .../clang/Frontend/VerifyDiagnosticConsumer.h | 1 + clang/include/clang/Lex/DirectoryLookup.h | 3 +- clang/include/clang/Lex/ModuleMap.h | 4 +- clang/include/clang/Lex/PPCallbacks.h | 10 +- clang/include/clang/Parse/Parser.h | 25 +- clang/include/clang/Sema/DeclSpec.h | 8 +- clang/include/clang/Sema/Overload.h | 2 +- clang/include/clang/Sema/ParsedAttr.h | 2 +- clang/include/clang/Sema/Sema.h | 147 +- clang/include/clang/Sema/Template.h | 10 + clang/include/clang/Serialization/ASTBitCodes.h | 3 + .../clang/Serialization/InMemoryModuleCache.h | 42 +- .../StaticAnalyzer/Core/BugReporter/BugReporter.h | 5 +- .../clang/StaticAnalyzer/Core/CheckerManager.h | 8 +- .../StaticAnalyzer/Core/PathSensitive/CallEvent.h | 17 + .../Core/PathSensitive/CheckerContext.h | 14 +- .../StaticAnalyzer/Frontend/CheckerRegistry.h | 12 +- clang/include/clang/Tooling/Syntax/Nodes.h | 136 +- clang/include/clang/module.modulemap | 1 + clang/lib/AST/ASTContext.cpp | 74 +- clang/lib/AST/ASTImporter.cpp | 26 +- clang/lib/AST/AttrImpl.cpp | 147 + clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/ComputeDependence.cpp | 722 + clang/lib/AST/Decl.cpp | 16 +- clang/lib/AST/DeclBase.cpp | 5 +- clang/lib/AST/DeclCXX.cpp | 10 +- clang/lib/AST/DeclObjC.cpp | 18 +- clang/lib/AST/Expr.cpp | 348 +- clang/lib/AST/ExprCXX.cpp | 221 +- clang/lib/AST/ExprConcepts.cpp | 66 +- clang/lib/AST/ExprConstant.cpp | 36 +- clang/lib/AST/ExprObjC.cpp | 43 +- clang/lib/AST/ExternalASTSource.cpp | 18 +- clang/lib/AST/ItaniumMangle.cpp | 193 +- clang/lib/AST/JSONNodeDumper.cpp | 11 +- clang/lib/AST/Mangle.cpp | 27 +- clang/lib/AST/MicrosoftMangle.cpp | 46 +- clang/lib/AST/NestedNameSpecifier.cpp | 2 +- clang/lib/AST/OpenMPClause.cpp | 14 + clang/lib/AST/StmtProfile.cpp | 5 + clang/lib/AST/TemplateBase.cpp | 2 +- clang/lib/AST/TemplateName.cpp | 2 +- clang/lib/AST/TextNodeDumper.cpp | 28 +- clang/lib/AST/Type.cpp | 16 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 30 +- clang/lib/ASTMatchers/Dynamic/Registry.cpp | 3 +- clang/lib/Analysis/UninitializedValues.cpp | 30 +- clang/lib/Basic/Module.cpp | 15 + clang/lib/Basic/OpenMPKinds.cpp | 21 +- clang/lib/Basic/SanitizerBlacklist.cpp | 1 + clang/lib/Basic/SourceManager.cpp | 87 +- clang/lib/Basic/TargetInfo.cpp | 15 + clang/lib/Basic/Targets/AArch64.cpp | 18 +- clang/lib/Basic/Targets/AArch64.h | 15 + clang/lib/Basic/Targets/ARM.cpp | 13 + clang/lib/Basic/Targets/ARM.h | 1 + clang/lib/Basic/XRayLists.cpp | 1 + clang/lib/CodeGen/BackendUtil.cpp | 17 + clang/lib/CodeGen/CGBlocks.cpp | 16 +- clang/lib/CodeGen/CGBuiltin.cpp | 361 +- clang/lib/CodeGen/CGCUDANV.cpp | 39 +- clang/lib/CodeGen/CGCUDARuntime.h | 6 +- clang/lib/CodeGen/CGCall.cpp | 15 +- clang/lib/CodeGen/CGCoroutine.cpp | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 26 +- clang/lib/CodeGen/CGDebugInfo.h | 12 +- clang/lib/CodeGen/CGDecl.cpp | 2 +- clang/lib/CodeGen/CGExpr.cpp | 35 +- clang/lib/CodeGen/CGExprAgg.cpp | 14 + clang/lib/CodeGen/CGExprScalar.cpp | 5 + clang/lib/CodeGen/CGLoopInfo.cpp | 1 + clang/lib/CodeGen/CGObjCMac.cpp | 41 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 407 +- clang/lib/CodeGen/CGOpenMPRuntime.h | 49 +- clang/lib/CodeGen/CGStmt.cpp | 15 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 57 +- clang/lib/CodeGen/CodeGenFunction.cpp | 10 +- clang/lib/CodeGen/CodeGenFunction.h | 9 + clang/lib/CodeGen/CodeGenModule.cpp | 48 +- clang/lib/CodeGen/CoverageMappingGen.cpp | 3 +- clang/lib/CodeGen/MicrosoftCXXABI.cpp | 2 +- clang/lib/CodeGen/TargetInfo.cpp | 4 + clang/lib/Driver/Distro.cpp | 3 +- clang/lib/Driver/Driver.cpp | 3 +- clang/lib/Driver/ToolChains/Clang.cpp | 78 +- clang/lib/Driver/ToolChains/Cuda.cpp | 33 +- clang/lib/Driver/ToolChains/Cuda.h | 6 + clang/lib/Driver/ToolChains/Hexagon.cpp | 3 +- clang/lib/Driver/ToolChains/MSVC.cpp | 6 +- clang/lib/Driver/ToolChains/PS4CPU.cpp | 8 +- clang/lib/Format/ContinuationIndenter.cpp | 3 + clang/lib/Format/FormatToken.h | 3 + clang/lib/Format/TokenAnnotator.cpp | 27 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 7 +- clang/lib/Format/UnwrappedLineParser.cpp | 5 +- clang/lib/Frontend/CompilerInstance.cpp | 4 + clang/lib/Frontend/CompilerInvocation.cpp | 27 +- clang/lib/Frontend/FrontendActions.cpp | 1 + clang/lib/Frontend/FrontendOptions.cpp | 1 + clang/lib/Frontend/InitPreprocessor.cpp | 7 + .../Frontend/InterfaceStubFunctionsConsumer.cpp | 1 + clang/lib/Frontend/PrecompiledPreamble.cpp | 1 + clang/lib/Frontend/Rewrite/RewriteModernObjC.cpp | 5 +- clang/lib/Headers/CMakeLists.txt | 4 + clang/lib/Headers/arm_acle.h | 16 +- clang/lib/Headers/avx2intrin.h | 2 + clang/lib/Headers/bmiintrin.h | 44 + clang/lib/Headers/cldemoteintrin.h | 8 + clang/lib/Headers/module.modulemap | 6 + clang/lib/Index/CommentToXML.cpp | 1 + clang/lib/Index/USRGeneration.cpp | 19 +- clang/lib/Lex/ModuleMap.cpp | 5 + clang/lib/Lex/PPCallbacks.cpp | 19 +- clang/lib/Lex/PPLexerChange.cpp | 2 - clang/lib/Lex/Pragma.cpp | 3 + clang/lib/Parse/ParseDecl.cpp | 14 +- clang/lib/Parse/ParseExpr.cpp | 3 +- clang/lib/Parse/ParseObjc.cpp | 3 +- clang/lib/Parse/ParseOpenMP.cpp | 46 +- clang/lib/Parse/ParseStmtAsm.cpp | 133 +- clang/lib/Parse/ParseTemplate.cpp | 3 +- clang/lib/Parse/Parser.cpp | 11 +- clang/lib/Sema/JumpDiagnostics.cpp | 25 +- clang/lib/Sema/OpenCLBuiltins.td | 112 +- clang/lib/Sema/SemaAvailability.cpp | 1 + clang/lib/Sema/SemaCUDA.cpp | 1 + clang/lib/Sema/SemaCast.cpp | 31 +- clang/lib/Sema/SemaChecking.cpp | 74 + clang/lib/Sema/SemaDecl.cpp | 130 +- clang/lib/Sema/SemaDeclAttr.cpp | 87 +- clang/lib/Sema/SemaDeclCXX.cpp | 155 +- clang/lib/Sema/SemaDeclObjC.cpp | 1 + clang/lib/Sema/SemaExceptionSpec.cpp | 8 + clang/lib/Sema/SemaExpr.cpp | 225 +- clang/lib/Sema/SemaExprCXX.cpp | 16 +- clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 454 +- clang/lib/Sema/SemaOverload.cpp | 2 +- clang/lib/Sema/SemaPseudoObject.cpp | 15 +- clang/lib/Sema/SemaStmt.cpp | 27 +- clang/lib/Sema/SemaTemplate.cpp | 75 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 11 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 5 +- clang/lib/Sema/SemaType.cpp | 45 +- clang/lib/Sema/TreeTransform.h | 66 +- clang/lib/Sema/UsedDeclVisitor.h | 90 + clang/lib/Serialization/ASTReader.cpp | 20 +- clang/lib/Serialization/ASTReaderDecl.cpp | 71 +- clang/lib/Serialization/ASTReaderStmt.cpp | 27 +- clang/lib/Serialization/ASTWriter.cpp | 9 +- clang/lib/Serialization/ASTWriterDecl.cpp | 8 +- clang/lib/Serialization/ASTWriterStmt.cpp | 15 +- clang/lib/Serialization/InMemoryModuleCache.cpp | 29 +- clang/lib/Serialization/ModuleManager.cpp | 11 +- .../Checkers/CXXSelfAssignmentChecker.cpp | 4 +- .../Checkers/FuchsiaHandleChecker.cpp | 4 +- clang/lib/StaticAnalyzer/Checkers/MIGChecker.cpp | 19 +- .../StaticAnalyzer/Checkers/ReturnValueChecker.cpp | 2 +- .../Checkers/StdLibraryFunctionsChecker.cpp | 197 +- .../lib/StaticAnalyzer/Checkers/StreamChecker.cpp | 355 +- .../Checkers/cert/PutenvWithAutoChecker.cpp | 2 + clang/lib/StaticAnalyzer/Core/AnalyzerOptions.cpp | 6 +- clang/lib/StaticAnalyzer/Core/CheckerManager.cpp | 5 +- clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 2 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 1 + .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 7 + clang/lib/Tooling/AllTUsExecution.cpp | 3 +- .../ExpandResponseFilesCompilationDatabase.cpp | 1 + clang/lib/Tooling/Inclusions/HeaderIncludes.cpp | 1 + clang/lib/Tooling/Syntax/BuildTree.cpp | 311 +- clang/lib/Tooling/Syntax/Nodes.cpp | 94 + clang/test/AST/ast-dump-objc-arc-json.m | 36 + clang/test/AST/ast-dump-openmp-atomic.c | 2 +- clang/test/AST/ast-dump-openmp-cancel.c | 2 +- .../test/AST/ast-dump-openmp-cancellation-point.c | 2 +- clang/test/AST/ast-dump-openmp-critical.c | 2 +- .../ast-dump-openmp-distribute-parallel-for-simd.c | 10 +- .../AST/ast-dump-openmp-distribute-parallel-for.c | 10 +- clang/test/AST/ast-dump-openmp-distribute-simd.c | 10 +- clang/test/AST/ast-dump-openmp-distribute.c | 10 +- clang/test/AST/ast-dump-openmp-for-simd.c | 10 +- clang/test/AST/ast-dump-openmp-for.c | 10 +- clang/test/AST/ast-dump-openmp-master.c | 2 +- clang/test/AST/ast-dump-openmp-ordered.c | 6 +- clang/test/AST/ast-dump-openmp-parallel-for-simd.c | 10 +- clang/test/AST/ast-dump-openmp-parallel-for.c | 10 +- .../AST/ast-dump-openmp-parallel-master-XFAIL.c | 4 +- clang/test/AST/ast-dump-openmp-parallel-sections.c | 2 +- clang/test/AST/ast-dump-openmp-parallel.c | 2 +- clang/test/AST/ast-dump-openmp-section.c | 6 +- clang/test/AST/ast-dump-openmp-sections.c | 2 +- clang/test/AST/ast-dump-openmp-simd.c | 10 +- clang/test/AST/ast-dump-openmp-single.c | 2 +- clang/test/AST/ast-dump-openmp-target-data.c | 2 +- .../AST/ast-dump-openmp-target-parallel-for-simd.c | 40 +- .../test/AST/ast-dump-openmp-target-parallel-for.c | 40 +- clang/test/AST/ast-dump-openmp-target-parallel.c | 8 +- clang/test/AST/ast-dump-openmp-target-simd.c | 20 +- ...nmp-target-teams-distribute-parallel-for-simd.c | 80 +- ...p-openmp-target-teams-distribute-parallel-for.c | 80 +- .../ast-dump-openmp-target-teams-distribute-simd.c | 40 +- .../AST/ast-dump-openmp-target-teams-distribute.c | 40 +- clang/test/AST/ast-dump-openmp-target-teams.c | 8 +- clang/test/AST/ast-dump-openmp-target.c | 4 +- clang/test/AST/ast-dump-openmp-task.c | 24 +- clang/test/AST/ast-dump-openmp-taskgroup.c | 2 +- clang/test/AST/ast-dump-openmp-taskloop-simd.c | 430 +- clang/test/AST/ast-dump-openmp-taskloop.c | 430 +- ...ump-openmp-teams-distribute-parallel-for-simd.c | 100 +- ...ast-dump-openmp-teams-distribute-parallel-for.c | 100 +- .../AST/ast-dump-openmp-teams-distribute-simd.c | 60 +- clang/test/AST/ast-dump-openmp-teams-distribute.c | 60 +- clang/test/AST/ast-dump-openmp-teams.c | 12 +- clang/test/AST/ast-dump-stmt.m | 15 +- clang/test/AST/dump.cpp | 2 +- .../test/Analysis/cxx-inherited-ctor-init-expr.cpp | 16 + .../cxx-inherited-ctor-is-skipped-as-top-level.cpp | 20 + .../Analysis/scan-build/exclude_directories.test | 6 +- clang/test/Analysis/scan-build/html_output.test | 2 +- .../Analysis/scan-build/plist_html_output.test | 2 +- clang/test/Analysis/scan-build/plist_output.test | 2 +- clang/test/Analysis/stream.c | 65 +- clang/test/Analysis/uninit-asm-goto.cpp | 53 +- .../test/CXX/class.derived/class.abstract/p16.cpp | 6 +- clang/test/CXX/special/class.dtor/p5-0x.cpp | 13 +- clang/test/CodeGen/2008-07-21-mixed-var-fn-decl.c | 4 +- clang/test/CodeGen/2009-10-20-GlobalDebug.c | 4 +- clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 + .../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 + .../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 + .../CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c | 83 + .../acle_sve_ld1_shortform.c | 83 + clang/test/CodeGen/aarch64-sve.c | 2 +- clang/test/CodeGen/address-space.c | 6 +- clang/test/CodeGen/alias.c | 9 +- clang/test/CodeGen/align-systemz.c | 4 +- clang/test/CodeGen/alignment.c | 2 +- clang/test/CodeGen/arm-cde-gpr.c | 16 + clang/test/CodeGen/arm-mve-intrinsics/ternary.c | 906 + clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c | 677 + clang/test/CodeGen/asm-label.c | 4 +- clang/test/CodeGen/attr-loader-uninitialized.c | 25 + clang/test/CodeGen/attr-target-mv.c | 28 + clang/test/CodeGen/attr-weak-import.c | 2 +- clang/test/CodeGen/attr-weakref2.c | 4 +- clang/test/CodeGen/attributes.c | 2 +- clang/test/CodeGen/avx2-builtins.c | 6 + clang/test/CodeGen/blocks-windows.c | 2 +- clang/test/CodeGen/bmi-builtins.c | 13 + clang/test/CodeGen/bool-convert.c | 8 +- clang/test/CodeGen/bounds-checking.c | 22 +- clang/test/CodeGen/builtins-wasm.c | 84 + clang/test/CodeGen/c11atomics.c | 2 +- clang/test/CodeGen/cfstring-elf-cfbuild-x86_64.c | 4 +- clang/test/CodeGen/cfstring-windows.c | 2 +- clang/test/CodeGen/cldemote.c | 2 + clang/test/CodeGen/debug-info-sysroot-sdk.c | 16 + clang/test/CodeGen/debug-info-sysroot.c | 15 - clang/test/CodeGen/default-address-space.c | 8 +- clang/test/CodeGen/denormalfpmode.c | 4 +- clang/test/CodeGen/dllexport-1.c | 4 +- clang/test/CodeGen/dllexport.c | 18 +- clang/test/CodeGen/dllimport.c | 4 +- clang/test/CodeGen/fma-builtins-constrained.c | 16 +- clang/test/CodeGen/fp16-ops.c | 13 + clang/test/CodeGen/inline-asm-mixed-style.c | 5 - clang/test/CodeGen/inline-asm-p-constraint.c | 6 + clang/test/CodeGen/mdouble.c | 13 + clang/test/CodeGen/microsoft-no-common-align.c | 2 +- clang/test/CodeGen/no-common.c | 11 +- clang/test/CodeGen/pr25786.c | 4 +- clang/test/CodeGen/pragma-pack-1.c | 4 +- clang/test/CodeGen/pragma-weak.c | 2 +- clang/test/CodeGen/private-extern-redef.c | 2 +- clang/test/CodeGen/tentative-decls.c | 10 +- clang/test/CodeGen/tls-model.c | 8 +- clang/test/CodeGen/visibility.c | 6 +- clang/test/CodeGen/vlt_to_pointer.c | 2 +- clang/test/CodeGen/volatile-1.c | 4 +- clang/test/CodeGen/weak-global.c | 3 - .../CodeGen/windows-on-arm-dllimport-dllexport.c | 2 +- .../CodeGenCUDA/amdgpu-kernel-arg-pointer-type.cu | 12 +- clang/test/CodeGenCUDA/amdgpu-kernel-attrs.cu | 2 +- clang/test/CodeGenCUDA/flush-denormals.cu | 11 +- clang/test/CodeGenCUDA/hip-pinned-shadow.cu | 27 - clang/test/CodeGenCUDA/hip-pinned-shadow.hip | 27 + clang/test/CodeGenCUDA/kernel-stub-name.cu | 45 +- clang/test/CodeGenCUDA/propagate-metadata.cu | 8 +- clang/test/CodeGenCUDA/unnamed-types.cu | 2 +- .../test/CodeGenCXX/attr-loader-uninitialized.cpp | 30 + clang/test/CodeGenCXX/clang-sections-tentative.c | 2 +- .../CodeGenCXX/dbg-info-all-calls-described.cpp | 12 + clang/test/CodeGenCXX/used-decl-visitor.cpp | 18 + .../coro-return-voidtype-initlist.cpp | 81 + clang/test/CodeGenObjC/arc-ternary-op.m | 56 + clang/test/CodeGenObjC/arc.m | 37 + clang/test/CodeGenObjC/class-stubs.m | 6 +- clang/test/CodeGenObjC/constant-string-class.m | 2 +- clang/test/CodeGenObjC/debug-info-blocks.m | 17 +- clang/test/CodeGenObjC/exceptions-asm-attribute.m | 4 +- clang/test/CodeGenObjC/image-info.m | 4 +- clang/test/CodeGenObjC/metadata-symbols-64.m | 10 +- clang/test/CodeGenObjC/metadata_symbols.m | 4 +- clang/test/CodeGenObjC/non-lazy-classes.m | 4 +- clang/test/CodeGenObjC/os_log.m | 76 +- clang/test/CodeGenObjC/sections.m | 10 +- clang/test/CodeGenObjC/strong-in-c-struct.m | 99 + .../test/CodeGenObjC/tentative-cfconstantstring.m | 2 +- clang/test/CodeGenObjCXX/block-nested-in-lambda.mm | 64 +- clang/test/CodeGenOpenCL/address-spaces.cl | 4 +- clang/test/CodeGenOpenCL/amdgcn-large-globals.cl | 6 +- clang/test/CodeGenOpenCL/amdgpu-features.cl | 14 +- clang/test/CodeGenOpenCL/amdgpu-nullptr.cl | 27 +- clang/test/Driver/aarch64-cpus.c | 14 + clang/test/Driver/apple-kext-mkernel.c | 4 +- clang/test/Driver/cl-options.cu | 31 + clang/test/Driver/clang_f_opts.c | 10 +- clang/test/Driver/cuda-flush-denormals-to-zero.cu | 6 +- clang/test/Driver/cuda-version-check.cu | 5 + clang/test/Driver/darwin-arch-default.c | 43 - .../test/Driver/darwin-header-search-libstdcxx.cpp | 28 - clang/test/Driver/default-denormal-fp-math.c | 4 +- clang/test/Driver/denormal-fp-math.c | 3 +- clang/test/Driver/fmerge-constants.c | 6 + clang/test/Driver/fp-model.c | 4 + clang/test/Driver/fuchsia.c | 2 +- clang/test/Driver/hexagon-toolchain-elf.c | 10 + clang/test/Driver/hip-autolink.hip | 4 +- clang/test/Driver/hip-default-gpu-arch.hip | 2 +- clang/test/Driver/hip-device-libs.hip | 6 +- clang/test/Driver/hip-host-cpu-features.hip | 6 +- clang/test/Driver/hip-no-device-libs.hip | 2 +- clang/test/Driver/hip-options.hip | 5 + clang/test/Driver/hip-output-file-name.hip | 2 +- clang/test/Driver/hip-printf.hip | 2 +- clang/test/Driver/hip-save-temps.hip | 8 +- clang/test/Driver/hip-syntax-only.hip | 2 +- clang/test/Driver/hip-toolchain-features.hip | 12 +- clang/test/Driver/hip-toolchain-mllvm.hip | 2 +- clang/test/Driver/hip-toolchain-opt.hip | 16 +- clang/test/Driver/mdouble.c | 7 + clang/test/Driver/memtag.c | 23 + clang/test/Driver/no-common.c | 9 + clang/test/Driver/ps4-runtime-flags.c | 5 + clang/test/Driver/sycl.c | 10 + clang/test/Driver/xcore-opts.c | 4 +- clang/test/Frontend/ast-codegen.c | 2 +- clang/test/Frontend/sycl-aux-triple.cpp | 2 +- clang/test/Headers/arm-acle-header.c | 1 + clang/test/Headers/arm-cde-header.c | 8 + clang/test/Headers/xmmintrin.c | 2 +- .../test/Import/objc-arc/Inputs/cleanup-objects.m | 10 + clang/test/Import/objc-arc/test-cleanup-object.m | 10 + .../test/Index/Core/external-source-symbol-attr.m | 8 + ...pragma-attribute-supported-attributes-list.test | 3 +- clang/test/Misc/warning-wall.c | 1 + .../A.h | 0 .../B.h | 0 .../Modules/Inputs/implicit-invalidate-chain/C.h | 2 + .../module.modulemap | 0 clang/test/Modules/implicit-invalidate-chain.c | 67 + clang/test/OpenMP/depobj_codegen.cpp | 43 +- clang/test/OpenMP/depobj_messages.cpp | 10 +- .../master_taskloop_firstprivate_codegen.cpp | 90 +- .../master_taskloop_in_reduction_codegen.cpp | 8 +- .../OpenMP/master_taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/master_taskloop_simd_codegen.cpp | 4 +- .../master_taskloop_simd_firstprivate_codegen.cpp | 84 +- .../master_taskloop_simd_in_reduction_codegen.cpp | 8 +- .../master_taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/OpenMP/ordered_doacross_codegen.cpp | 58 + clang/test/OpenMP/ordered_messages.cpp | 12 +- ...rallel_master_taskloop_firstprivate_codegen.cpp | 84 +- ...arallel_master_taskloop_lastprivate_codegen.cpp | 2 +- .../parallel_master_taskloop_reduction_codegen.cpp | 2 +- ...l_master_taskloop_simd_firstprivate_codegen.cpp | 86 +- ...el_master_taskloop_simd_lastprivate_codegen.cpp | 2 +- ...llel_master_taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/OpenMP/target_ast_print.cpp | 18 +- clang/test/OpenMP/target_data_device_messages.cpp | 5 +- clang/test/OpenMP/target_depend_messages.cpp | 2 +- clang/test/OpenMP/target_device_codegen.cpp | 50 + clang/test/OpenMP/target_device_messages.cpp | 14 +- .../OpenMP/target_enter_data_depend_messages.cpp | 4 +- .../OpenMP/target_enter_data_device_messages.cpp | 5 +- .../OpenMP/target_exit_data_depend_messages.cpp | 4 +- .../OpenMP/target_exit_data_device_messages.cpp | 5 +- .../OpenMP/target_parallel_depend_messages.cpp | 2 +- .../OpenMP/target_parallel_for_depend_messages.cpp | 2 +- .../target_parallel_for_simd_depend_messages.cpp | 2 +- clang/test/OpenMP/target_simd_depend_messages.cpp | 2 +- clang/test/OpenMP/target_teams_depend_messages.cpp | 2 +- .../target_teams_distribute_depend_messages.cpp | 2 +- ...ams_distribute_parallel_for_depend_messages.cpp | 2 +- ...istribute_parallel_for_simd_depend_messages.cpp | 2 +- ...arget_teams_distribute_simd_depend_messages.cpp | 2 +- .../test/OpenMP/target_update_depend_messages.cpp | 4 +- .../test/OpenMP/target_update_device_messages.cpp | 5 +- clang/test/OpenMP/task_ast_print.cpp | 47 +- clang/test/OpenMP/task_codegen.c | 73 +- clang/test/OpenMP/task_depend_messages.cpp | 22 +- clang/test/OpenMP/task_firstprivate_codegen.cpp | 111 +- clang/test/OpenMP/task_in_reduction_codegen.cpp | 8 +- clang/test/OpenMP/task_messages.cpp | 47 +- .../test/OpenMP/taskloop_firstprivate_codegen.cpp | 92 +- .../test/OpenMP/taskloop_in_reduction_codegen.cpp | 8 +- clang/test/OpenMP/taskloop_reduction_codegen.cpp | 2 +- clang/test/OpenMP/taskloop_simd_codegen.cpp | 4 +- .../OpenMP/taskloop_simd_firstprivate_codegen.cpp | 88 +- .../OpenMP/taskloop_simd_in_reduction_codegen.cpp | 8 +- .../OpenMP/taskloop_simd_reduction_codegen.cpp | 2 +- clang/test/PCH/chain-external-defs.c | 24 +- clang/test/PCH/cxx2a-constraints.cpp | 37 + clang/test/PCH/external-defs.c | 8 +- clang/test/PCH/non-trivial-c-compound-literal.m | 29 + .../test/PCH/stmt-openmp_structured_block-bit.cpp | 2 +- clang/test/PCH/tentative-defs.c | 4 +- clang/test/Parser/asm-qualifiers.c | 59 + clang/test/Parser/asm.c | 6 - clang/test/Parser/cxx-template-decl.cpp | 10 + clang/test/Parser/pragma-visibility2.c | 6 +- clang/test/Preprocessor/aarch64-target-features.c | 2 + clang/test/Preprocessor/arm-target-features.c | 12 + clang/test/Preprocessor/sycl-macro.cpp | 6 +- clang/test/Sema/MicrosoftExtensions.c | 15 +- clang/test/Sema/aarch64-sve-types.c | 61 +- clang/test/Sema/arm-cde-immediates.c | 40 + clang/test/Sema/arm-mve-alias-attribute.c | 32 +- clang/test/Sema/asm.c | 3 - clang/test/Sema/attr-loader-uninitialized.c | 37 + clang/test/Sema/attr-loader-uninitialized.cpp | 60 + clang/test/Sema/attr-target-mv.c | 11 +- clang/test/Sema/builtin-returnaddress.c | 19 + clang/test/Sema/cast.c | 20 + clang/test/Sema/no-builtin.cpp | 4 +- clang/test/Sema/sizeless-1.c | 278 + clang/test/Sema/warn-documentation.cpp | 3 + clang/test/SemaCXX/MicrosoftExtensions.cpp | 32 +- clang/test/SemaCXX/PR9572.cpp | 7 +- clang/test/SemaCXX/compare-cxx2a.cpp | 6 + clang/test/SemaCXX/constant-expression-cxx2a.cpp | 35 + .../test/SemaCXX/cxx0x-cursory-default-delete.cpp | 18 + .../cxx1z-class-template-argument-deduction.cpp | 15 + clang/test/SemaCXX/cxx2a-consteval.cpp | 52 + clang/test/SemaCXX/invalid-member-expr.cpp | 1 + clang/test/SemaCXX/member-pointer-ms.cpp | 4 +- clang/test/SemaCXX/sizeless-1.cpp | 592 + clang/test/SemaCXX/typo-correction.cpp | 5 +- clang/test/SemaCXX/virtual-base-used.cpp | 7 +- ...warn-range-loop-analysis-trivially-copyable.cpp | 8 +- clang/test/SemaCXX/warn-range-loop-analysis.cpp | 86 +- clang/test/SemaObjC/strong-in-c-struct.m | 18 + clang/test/SemaSYCL/kernel-attribute.cpp | 2 +- clang/test/SemaTemplate/dependent-expr.cpp | 69 +- .../instantiate-abbreviated-template.cpp | 12 + .../SemaTemplate/instantiate-requires-expr.cpp | 13 + .../ms-lookup-template-base-classes.cpp | 1 + clang/test/SemaTemplate/undeclared-template.cpp | 9 + clang/test/Tooling/ms-asm-no-target.cpp | 4 - .../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +- .../tools/clang-import-test/clang-import-test.cpp | 6 + clang/tools/clang-refactor/TestSupport.cpp | 1 + clang/tools/driver/cc1gen_reproducer_main.cpp | 1 + clang/tools/driver/driver.cpp | 22 +- clang/tools/libclang/CIndex.cpp | 4 + clang/tools/libclang/CXSourceLocation.cpp | 5 +- clang/unittests/AST/ASTImporterVisibilityTest.cpp | 43 + clang/unittests/AST/CMakeLists.txt | 3 +- clang/unittests/AST/DeclTest.cpp | 13 +- clang/unittests/AST/OMPStructuredBlockTest.cpp | 540 - clang/unittests/AST/SizelessTypesTest.cpp | 82 + clang/unittests/AST/SourceLocationTest.cpp | 58 +- clang/unittests/AST/StructuralEquivalenceTest.cpp | 3 +- .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 55 +- clang/unittests/CodeGen/CodeGenExternalTest.cpp | 2 +- clang/unittests/CodeGen/TBAAMetadataTest.cpp | 1 + clang/unittests/Driver/DistroTest.cpp | 2 + clang/unittests/Format/FormatTest.cpp | 24 + clang/unittests/Format/FormatTestCSharp.cpp | 51 +- clang/unittests/Frontend/ASTUnitTest.cpp | 1 + clang/unittests/Frontend/CompilerInstanceTest.cpp | 1 + clang/unittests/Frontend/FrontendActionTest.cpp | 6 +- .../Serialization/InMemoryModuleCacheTest.cpp | 38 +- .../unittests/StaticAnalyzer/CheckerRegistration.h | 81 + .../StaticAnalyzer/RegisterCustomCheckersTest.cpp | 87 +- .../RecursiveASTVisitorTests/LambdaExpr.cpp | 1 + clang/unittests/Tooling/Syntax/TreeTest.cpp | 730 +- clang/utils/TableGen/CMakeLists.txt | 1 + clang/utils/TableGen/ClangAttrEmitter.cpp | 346 +- clang/utils/TableGen/MveEmitter.cpp | 706 +- clang/utils/TableGen/SveEmitter.cpp | 806 + clang/utils/TableGen/TableGen.cpp | 54 + clang/utils/TableGen/TableGenBackends.h | 11 + clang/www/cxx_status.html | 4 +- compiler-rt/CMakeLists.txt | 12 + compiler-rt/cmake/Modules/AddCompilerRT.cmake | 17 +- compiler-rt/cmake/builtin-config-ix.cmake | 2 +- compiler-rt/cmake/config-ix.cmake | 3 + compiler-rt/include/sanitizer/tsan_interface.h | 20 +- compiler-rt/lib/builtins/CMakeLists.txt | 1 + compiler-rt/lib/crt/CMakeLists.txt | 20 + .../gwp_asan/platform_specific/common_posix.cpp | 3 + .../guarded_pool_allocator_posix.cpp | 1 - .../sanitizer_common_interceptors.inc | 9 +- .../sanitizer_common/sanitizer_linux_libcdep.cpp | 4 + .../sanitizer_platform_limits_netbsd.cpp | 41 + .../tests/sanitizer_pthread_wrappers.h | 6 +- compiler-rt/lib/tsan/rtl/tsan.syms.extra | 5 + compiler-rt/lib/tsan/rtl/tsan_platform_mac.cpp | 8 + compiler-rt/test/asan/TestCases/Linux/odr_c_test.c | 6 +- compiler-rt/test/asan/TestCases/Posix/no-fd.cpp | 5 +- compiler-rt/test/asan/TestCases/set_shadow_test.c | 9 +- compiler-rt/test/msan/no_sanitize_memory_prop.cpp | 1 + debuginfo-tests/dexter/dex/dextIR/DextIR.py | 4 + debuginfo-tests/llgdb-tests/apple-accel.cpp | 4 +- .../llvm-prettyprinters/gdb/llvm-support.cpp | 8 +- .../llvm-prettyprinters/gdb/llvm-support.gdb | 9 +- libc/AOR_v20.02/Makefile | 90 + libc/AOR_v20.02/README.md | 6 + libc/AOR_v20.02/config.mk | 70 + libc/AOR_v20.02/config.mk.dist | 68 + libc/AOR_v20.02/math/Dir.mk | 111 + libc/AOR_v20.02/math/cosf.c | 64 + libc/AOR_v20.02/math/exp.c | 177 + libc/AOR_v20.02/math/exp2.c | 144 + libc/AOR_v20.02/math/exp2f.c | 81 + libc/AOR_v20.02/math/exp2f_data.c | 79 + libc/AOR_v20.02/math/exp_data.c | 1121 + libc/AOR_v20.02/math/expf.c | 92 + libc/AOR_v20.02/math/include/mathlib.h | 101 + libc/AOR_v20.02/math/log.c | 163 + libc/AOR_v20.02/math/log2.c | 142 + libc/AOR_v20.02/math/log2_data.c | 210 + libc/AOR_v20.02/math/log2f.c | 81 + libc/AOR_v20.02/math/log2f_data.c | 34 + libc/AOR_v20.02/math/log_data.c | 512 + libc/AOR_v20.02/math/logf.c | 80 + libc/AOR_v20.02/math/logf_data.c | 34 + libc/AOR_v20.02/math/math_config.h | 420 + libc/AOR_v20.02/math/math_err.c | 81 + libc/AOR_v20.02/math/math_errf.c | 67 + libc/AOR_v20.02/math/pow.c | 381 + libc/AOR_v20.02/math/pow_log_data.c | 185 + libc/AOR_v20.02/math/powf.c | 222 + libc/AOR_v20.02/math/powf_log2_data.c | 35 + libc/AOR_v20.02/math/s_cos.c | 7 + libc/AOR_v20.02/math/s_cosf.c | 7 + libc/AOR_v20.02/math/s_exp.c | 7 + libc/AOR_v20.02/math/s_exp2f.c | 7 + libc/AOR_v20.02/math/s_exp2f_1u.c | 7 + libc/AOR_v20.02/math/s_expf.c | 7 + libc/AOR_v20.02/math/s_expf_1u.c | 7 + libc/AOR_v20.02/math/s_log.c | 7 + libc/AOR_v20.02/math/s_logf.c | 7 + libc/AOR_v20.02/math/s_pow.c | 7 + libc/AOR_v20.02/math/s_powf.c | 7 + libc/AOR_v20.02/math/s_sin.c | 7 + libc/AOR_v20.02/math/s_sinf.c | 7 + libc/AOR_v20.02/math/sincosf.c | 80 + libc/AOR_v20.02/math/sincosf.h | 154 + libc/AOR_v20.02/math/sincosf_data.c | 64 + libc/AOR_v20.02/math/sinf.c | 68 + libc/AOR_v20.02/math/test/mathbench.c | 772 + libc/AOR_v20.02/math/test/mathtest.c | 1702 + libc/AOR_v20.02/math/test/rtest/dotest.c | 2168 ++ libc/AOR_v20.02/math/test/rtest/intern.h | 92 + libc/AOR_v20.02/math/test/rtest/main.c | 335 + libc/AOR_v20.02/math/test/rtest/random.c | 100 + libc/AOR_v20.02/math/test/rtest/random.h | 13 + libc/AOR_v20.02/math/test/rtest/semi.c | 906 + libc/AOR_v20.02/math/test/rtest/semi.h | 54 + libc/AOR_v20.02/math/test/rtest/types.h | 26 + libc/AOR_v20.02/math/test/rtest/wrappers.c | 262 + libc/AOR_v20.02/math/test/rtest/wrappers.h | 115 + libc/AOR_v20.02/math/test/runulp.sh | 295 + .../math/test/testcases/directed/cosf.tst | 26 + .../math/test/testcases/directed/exp.tst | 32 + .../math/test/testcases/directed/exp2.tst | 31 + .../math/test/testcases/directed/exp2f.tst | 26 + .../math/test/testcases/directed/expf.tst | 24 + .../math/test/testcases/directed/log.tst | 22 + .../math/test/testcases/directed/log2.tst | 22 + .../math/test/testcases/directed/log2f.tst | 28 + .../math/test/testcases/directed/logf.tst | 70 + .../math/test/testcases/directed/pow.tst | 1419 + .../math/test/testcases/directed/powf.tst | 247 + .../math/test/testcases/directed/sincosf.tst | 52 + .../math/test/testcases/directed/sinf.tst | 29 + .../math/test/testcases/random/double.tst | 11 + .../math/test/testcases/random/float.tst | 16 + libc/AOR_v20.02/math/test/traces/exp.txt | 16000 ++++++++++ libc/AOR_v20.02/math/test/traces/sincosf.txt | 31999 +++++++++++++++++++ libc/AOR_v20.02/math/test/ulp.c | 852 + libc/AOR_v20.02/math/test/ulp.h | 363 + libc/AOR_v20.02/math/tools/cos.sollya | 32 + libc/AOR_v20.02/math/tools/exp.sollya | 36 + libc/AOR_v20.02/math/tools/exp2.sollya | 49 + libc/AOR_v20.02/math/tools/log.sollya | 36 + libc/AOR_v20.02/math/tools/log2.sollya | 43 + libc/AOR_v20.02/math/tools/log2_abs.sollya | 42 + libc/AOR_v20.02/math/tools/log_abs.sollya | 36 + libc/AOR_v20.02/math/tools/plot.py | 62 + libc/AOR_v20.02/math/tools/remez.jl | 1335 + libc/AOR_v20.02/math/tools/sin.sollya | 38 + libc/AOR_v20.02/math/tools/v_exp.sollya | 31 + libc/AOR_v20.02/math/tools/v_log.sollya | 35 + libc/AOR_v20.02/math/tools/v_sin.sollya | 37 + libc/AOR_v20.02/math/v_cos.c | 88 + libc/AOR_v20.02/math/v_cosf.c | 77 + libc/AOR_v20.02/math/v_exp.c | 95 + libc/AOR_v20.02/math/v_exp.h | 15 + libc/AOR_v20.02/math/v_exp2f.c | 79 + libc/AOR_v20.02/math/v_exp2f_1u.c | 76 + libc/AOR_v20.02/math/v_exp_data.c | 404 + libc/AOR_v20.02/math/v_expf.c | 84 + libc/AOR_v20.02/math/v_expf_1u.c | 81 + libc/AOR_v20.02/math/v_log.c | 105 + libc/AOR_v20.02/math/v_log.h | 19 + libc/AOR_v20.02/math/v_log_data.c | 159 + libc/AOR_v20.02/math/v_logf.c | 74 + libc/AOR_v20.02/math/v_math.h | 642 + libc/AOR_v20.02/math/v_pow.c | 28 + libc/AOR_v20.02/math/v_powf.c | 236 + libc/AOR_v20.02/math/v_sin.c | 87 + libc/AOR_v20.02/math/v_sinf.c | 76 + libc/AOR_v20.02/math/vn_cos.c | 13 + libc/AOR_v20.02/math/vn_cosf.c | 13 + libc/AOR_v20.02/math/vn_exp.c | 13 + libc/AOR_v20.02/math/vn_exp2f.c | 13 + libc/AOR_v20.02/math/vn_exp2f_1u.c | 12 + libc/AOR_v20.02/math/vn_expf.c | 13 + libc/AOR_v20.02/math/vn_expf_1u.c | 12 + libc/AOR_v20.02/math/vn_log.c | 13 + libc/AOR_v20.02/math/vn_logf.c | 13 + libc/AOR_v20.02/math/vn_pow.c | 13 + libc/AOR_v20.02/math/vn_powf.c | 13 + libc/AOR_v20.02/math/vn_sin.c | 13 + libc/AOR_v20.02/math/vn_sinf.c | 13 + libc/AOR_v20.02/networking/Dir.mk | 77 + libc/AOR_v20.02/networking/aarch64/chksum_simd.c | 147 + libc/AOR_v20.02/networking/arm/chksum_simd.c | 150 + libc/AOR_v20.02/networking/chksum.c | 82 + libc/AOR_v20.02/networking/chksum_common.h | 133 + libc/AOR_v20.02/networking/include/networking.h | 15 + libc/AOR_v20.02/networking/test/chksum.c | 382 + libc/AOR_v20.02/string/Dir.mk | 101 + libc/AOR_v20.02/string/aarch64/check-arch.S | 11 + libc/AOR_v20.02/string/aarch64/memchr-sve.S | 65 + libc/AOR_v20.02/string/aarch64/memchr.S | 144 + libc/AOR_v20.02/string/aarch64/memcmp-sve.S | 51 + libc/AOR_v20.02/string/aarch64/memcmp.S | 134 + libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S | 202 + libc/AOR_v20.02/string/aarch64/memcpy.S | 240 + libc/AOR_v20.02/string/aarch64/memset.S | 115 + libc/AOR_v20.02/string/aarch64/stpcpy-sve.S | 11 + libc/AOR_v20.02/string/aarch64/stpcpy.S | 11 + libc/AOR_v20.02/string/aarch64/strchr-mte.S | 131 + libc/AOR_v20.02/string/aarch64/strchr-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strchr.S | 132 + libc/AOR_v20.02/string/aarch64/strchrnul-sve.S | 10 + libc/AOR_v20.02/string/aarch64/strchrnul.S | 117 + libc/AOR_v20.02/string/aarch64/strcmp-sve.S | 60 + libc/AOR_v20.02/string/aarch64/strcmp.S | 171 + libc/AOR_v20.02/string/aarch64/strcpy-sve.S | 72 + libc/AOR_v20.02/string/aarch64/strcpy.S | 309 + libc/AOR_v20.02/string/aarch64/strlen-mte.S | 186 + libc/AOR_v20.02/string/aarch64/strlen-sve.S | 58 + libc/AOR_v20.02/string/aarch64/strlen.S | 207 + libc/AOR_v20.02/string/aarch64/strncmp-sve.S | 69 + libc/AOR_v20.02/string/aarch64/strncmp.S | 262 + libc/AOR_v20.02/string/aarch64/strnlen-sve.S | 75 + libc/AOR_v20.02/string/aarch64/strnlen.S | 156 + libc/AOR_v20.02/string/aarch64/strrchr-sve.S | 86 + libc/AOR_v20.02/string/aarch64/strrchr.S | 148 + libc/AOR_v20.02/string/arm/check-arch.S | 11 + libc/AOR_v20.02/string/arm/memchr.S | 134 + libc/AOR_v20.02/string/arm/memcpy.S | 588 + libc/AOR_v20.02/string/arm/memset.S | 100 + libc/AOR_v20.02/string/arm/strcmp-armv6m.S | 118 + libc/AOR_v20.02/string/arm/strcmp.S | 477 + libc/AOR_v20.02/string/arm/strcpy.c | 134 + libc/AOR_v20.02/string/arm/strlen-armv6t2.S | 125 + libc/AOR_v20.02/string/asmdefs.h | 32 + libc/AOR_v20.02/string/include/stringlib.h | 58 + libc/AOR_v20.02/string/test/memchr.c | 94 + libc/AOR_v20.02/string/test/memcmp.c | 97 + libc/AOR_v20.02/string/test/memcpy.c | 99 + libc/AOR_v20.02/string/test/memmove.c | 145 + libc/AOR_v20.02/string/test/memset.c | 112 + libc/AOR_v20.02/string/test/stpcpy.c | 99 + libc/AOR_v20.02/string/test/strchr.c | 99 + libc/AOR_v20.02/string/test/strchrnul.c | 100 + libc/AOR_v20.02/string/test/strcmp.c | 104 + libc/AOR_v20.02/string/test/strcpy.c | 100 + libc/AOR_v20.02/string/test/strlen.c | 92 + libc/AOR_v20.02/string/test/strncmp.c | 104 + libc/AOR_v20.02/string/test/strnlen.c | 94 + libc/AOR_v20.02/string/test/strrchr.c | 98 + libc/AOR_v20.02/string/x86_64/check-arch.S | 11 + libc/CMakeLists.txt | 1 + libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 180 +- libc/cmake/modules/LLVMLibCRules.cmake | 86 +- libc/cmake/modules/cpu_features/check_avx.cpp | 8 - libc/cmake/modules/cpu_features/check_avx512f.cpp | 8 - .../modules/cpu_features/check_cpu_features.cpp.in | 29 + libc/cmake/modules/cpu_features/check_sse.cpp | 8 - libc/cmake/modules/cpu_features/check_sse2.cpp | 8 - libc/config/linux/CMakeLists.txt | 2 + libc/config/linux/api.td | 91 + libc/config/linux/signal.h.in | 4 + libc/config/linux/threads.h.in | 17 + libc/include/CMakeLists.txt | 20 + libc/include/__llvm-libc-common.h | 3 + libc/include/assert.h.def | 14 + libc/include/stdlib.h.def | 16 + libc/include/threads.h.def | 2 + libc/lib/CMakeLists.txt | 16 + libc/spec/posix.td | 18 +- libc/spec/spec.td | 3 + libc/spec/stdc.td | 25 +- libc/src/CMakeLists.txt | 3 + libc/src/assert/CMakeLists.txt | 13 + libc/src/assert/__assert_fail.cpp | 38 + libc/src/assert/assert.h | 31 + libc/src/signal/linux/CMakeLists.txt | 33 + libc/src/signal/linux/__restore.cpp | 20 + libc/src/signal/linux/sigaction.cpp | 56 + libc/src/signal/sigaction.h | 22 + libc/src/stdlib/CMakeLists.txt | 15 + libc/src/stdlib/_Exit.h | 18 + libc/src/stdlib/abort.cpp | 30 + libc/src/stdlib/abort.h | 18 + libc/src/stdlib/linux/CMakeLists.txt | 11 + libc/src/stdlib/linux/_Exit.cpp | 24 + libc/src/string/CMakeLists.txt | 63 +- libc/src/string/memcpy.cpp | 22 + libc/src/string/memcpy.h | 21 + libc/src/string/memcpy_arch_specific.h.def | 65 + libc/src/string/memory_utils/CMakeLists.txt | 7 +- libc/src/string/memory_utils/memcpy_utils.h | 100 + libc/src/string/memory_utils/utils.h | 7 +- libc/src/string/x86/CMakeLists.txt | 4 + libc/src/string/x86/memcpy_arch_specific.h.inc | 35 + libc/src/{sys/mman => threads}/CMakeLists.txt | 0 libc/src/threads/linux/CMakeLists.txt | 89 + libc/src/threads/linux/mtx_init.cpp | 21 + libc/src/threads/linux/mtx_lock.cpp | 62 + libc/src/threads/linux/mtx_unlock.cpp | 44 + libc/src/threads/linux/thrd_create.cpp | 98 + libc/src/threads/linux/thrd_join.cpp | 43 + libc/src/threads/linux/thread_start_args.h.def | 11 + libc/src/threads/linux/thread_utils.h | 38 + .../threads/linux/x86_64/thread_start_args.h.in | 21 + libc/src/threads/mtx_init.h | 20 + libc/src/threads/mtx_lock.h | 20 + libc/src/threads/mtx_unlock.h | 20 + libc/src/threads/thrd_create.h | 20 + libc/src/threads/thrd_join.h | 20 + libc/test/src/CMakeLists.txt | 3 + libc/test/src/assert/CMakeLists.txt | 15 + libc/test/src/assert/assert_test.cpp | 32 + libc/test/src/signal/CMakeLists.txt | 15 + libc/test/src/signal/sigaction_test.cpp | 66 + libc/test/src/signal/sigaddset_test.cpp | 26 +- libc/test/src/signal/sigprocmask_test.cpp | 26 +- libc/test/src/stdlib/CMakeLists.txt | 26 + libc/test/src/stdlib/_Exit_test.cpp | 16 + libc/test/src/stdlib/abort_test.cpp | 18 + libc/test/src/string/CMakeLists.txt | 21 + libc/test/src/string/memcpy_test.cpp | 53 + libc/test/src/string/memory_utils/CMakeLists.txt | 7 + .../src/string/memory_utils/memcpy_utils_test.cpp | 208 + libc/test/src/string/memory_utils/utils_test.cpp | 8 + libc/test/src/sys/mman/linux/mmap_test.cpp | 17 +- libc/test/src/threads/CMakeLists.txt | 34 + libc/test/src/threads/mtx_test.cpp | 116 + libc/test/src/threads/thrd_test.cpp | 52 + libc/utils/UnitTest/CMakeLists.txt | 1 + libc/utils/UnitTest/ErrnoSetterMatcher.h | 76 + libc/utils/UnitTest/Test.cpp | 45 +- libc/utils/UnitTest/Test.h | 28 + libc/utils/buildbot/Dockerfile | 37 + libc/utils/buildbot/README.txt | 16 + libc/utils/buildbot/run.sh | 10 + libc/utils/testutils/CMakeLists.txt | 5 +- libc/utils/testutils/ExecuteFunction.h | 24 +- libc/utils/testutils/ExecuteFunctionUnix.cpp | 45 +- libc/utils/testutils/StreamWrapper.cpp | 46 + libc/utils/testutils/StreamWrapper.h | 32 + libcxx/cmake/Modules/HandleLibCXXABI.cmake | 6 +- libcxx/docs/FeatureTestMacroTable.rst | 2 +- libcxx/include/__functional_03 | 15 +- libcxx/include/codecvt | 72 +- libcxx/include/exception | 2 + libcxx/include/filesystem | 1 + libcxx/include/functional | 11 +- libcxx/include/future | 1 + libcxx/include/ios | 3 +- libcxx/include/memory | 32 +- libcxx/include/random | 5 + libcxx/include/regex | 3 +- libcxx/include/stdexcept | 7 + libcxx/include/system_error | 1 + libcxx/include/typeinfo | 1 + libcxx/include/version | 2 +- libcxx/lib/abi/CHANGELOG.TXT | 2 +- .../abi_bug_cxx03_cxx11_example.sh.cpp | 2 +- .../func.wrap/depr_in_cxx03.fail.cpp | 29 + libcxx/test/lit.cfg | 3 +- .../generic_category.pass.cpp | 3 +- .../syserr.errcat.objects/system_category.pass.cpp | 3 +- .../new.delete.array/new_array_nothrow.pass.cpp | 1 + .../new_array_nothrow_replace.pass.cpp | 1 + .../new.delete.array/new_array_replace.pass.cpp | 1 + .../new.delete.single/new_nothrow_replace.pass.cpp | 1 + .../new.delete.single/new_replace.pass.cpp | 1 + .../forward_list.version.pass.cpp | 16 +- .../support.limits.general/list.version.pass.cpp | 16 +- .../version.version.pass.cpp | 16 +- .../locale.stdcvt/codecvt_utf16.pass.cpp | 1 + .../locale.stdcvt/codecvt_utf8.pass.cpp | 1 + .../conversions/conversions.buffer/ctor.pass.cpp | 1 + .../locales/locale/locale.members/combine.pass.cpp | 1 + .../rand.dist.bern.bin/eval.pass.cpp | 141 + .../futures.unique_future/wait_for.pass.cpp | 1 + .../futures.unique_future/wait_until.pass.cpp | 1 + .../func.wrap.func.alg/swap.pass.cpp | 1 + .../func.wrap.func/func.wrap.func.con/F.pass.cpp | 1 + .../func.wrap.func.con/F_assign.pass.cpp | 1 + .../func.wrap.func.con/copy_assign.pass.cpp | 1 + .../func.wrap.func.con/copy_move.pass.cpp | 1 + .../func.wrap.func.con/nullptr_t_assign.pass.cpp | 1 + .../func.wrap.func.mod/swap.pass.cpp | 1 + .../enable_shared_from_this.pass.cpp | 1 + .../pointer_deleter_throw.pass.cpp | 1 + .../pointer_throw.pass.cpp | 1 + libcxx/test/support/msvc_stdlib_force_include.h | 16 +- .../generate_feature_test_macro_components.py | 1 - libcxx/utils/libcxx/test/config.py | 6 +- libcxx/www/cxx2a_status.html | 2 +- libcxxabi/CMakeLists.txt | 28 - libcxxabi/src/abort_message.h | 11 +- libcxxabi/src/cxa_guard_impl.h | 28 +- libcxxabi/src/include/atomic_support.h | 30 - libcxxabi/test/CMakeLists.txt | 26 + libunwind/src/AddressSpace.hpp | 119 +- libunwind/src/DwarfParser.hpp | 101 +- libunwind/src/FrameHeaderCache.hpp | 149 + libunwind/src/Registers.hpp | 13 + libunwind/src/config.h | 3 +- libunwind/test/frameheadercache_test.pass.cpp | 92 + lld/.clang-tidy | 19 + lld/COFF/Config.h | 1 + lld/COFF/Driver.cpp | 1 + lld/COFF/Options.td | 2 + lld/COFF/Writer.cpp | 47 +- lld/Common/TargetOptionsCommandFlags.cpp | 25 +- lld/ELF/Arch/Hexagon.cpp | 2 + lld/ELF/Config.h | 2 + lld/ELF/Driver.cpp | 16 +- lld/ELF/DriverUtils.cpp | 1 + lld/ELF/InputFiles.cpp | 42 +- lld/ELF/InputFiles.h | 9 +- lld/ELF/LinkerScript.cpp | 30 +- lld/ELF/LinkerScript.h | 10 +- lld/ELF/Options.td | 2 + lld/ELF/Relocations.cpp | 38 + lld/ELF/Relocations.h | 3 + lld/ELF/ScriptParser.cpp | 24 +- lld/ELF/SyntheticSections.cpp | 3 + lld/ELF/Writer.cpp | 43 +- lld/MinGW/Driver.cpp | 1 + lld/docs/ELF/linker_script.rst | 53 + lld/docs/index.rst | 1 + lld/docs/ld.lld.1 | 2 + lld/include/lld/Common/DWARF.h | 2 + lld/test/COFF/arm-thumb-thunks-multipass.s | 4 +- lld/test/COFF/arm-thumb-thunks.s | 6 +- lld/test/COFF/arm64-delayimport.yaml | 2 +- lld/test/COFF/arm64-import2.test | 4 +- lld/test/COFF/arm64-relocs-imports.test | 4 +- lld/test/COFF/arm64-thunks.s | 4 +- lld/test/COFF/armnt-blx23t.test | 4 +- lld/test/COFF/armnt-branch24t.test | 6 +- lld/test/COFF/armnt-mov32t-exec.test | 4 +- lld/test/COFF/armnt-movt32t.test | 4 +- lld/test/COFF/armnt-rel32.yaml | 4 +- lld/test/COFF/autoimport-arm-data.s | 2 +- lld/test/COFF/autoimport-arm64-data.s | 2 +- lld/test/COFF/autoimport-list-ptrs.s | 2 +- lld/test/COFF/autoimport-refptr.s | 6 +- lld/test/COFF/autoimport-x86.s | 6 +- lld/test/COFF/base.test | 4 +- lld/test/COFF/delayimports-armnt.yaml | 2 +- lld/test/COFF/delayimports32.test | 2 +- lld/test/COFF/dll.test | 6 +- lld/test/COFF/export-arm64.yaml | 2 +- lld/test/COFF/export.test | 16 +- lld/test/COFF/export32.test | 16 +- lld/test/COFF/imports-gnu-only.s | 2 +- lld/test/COFF/imports-ordinal-only.s | 2 +- lld/test/COFF/imports.test | 6 +- lld/test/COFF/lto-comdat.ll | 18 +- lld/test/COFF/lto-cpu-string.ll | 4 +- lld/test/COFF/lto.ll | 18 +- lld/test/COFF/mixed-resource-obj.yaml | 3 +- lld/test/COFF/no-idata.s | 2 +- lld/test/COFF/options.test | 10 + lld/test/COFF/pdata-arm64.yaml | 2 +- lld/test/COFF/pdb-tpi-aligned-records.test | 46 + lld/test/COFF/start-lib.ll | 12 +- lld/test/COFF/unwind.test | 2 +- lld/test/ELF/Inputs/shf-info-link.test | 5 +- lld/test/ELF/aarch64-abs16.s | 2 +- lld/test/ELF/aarch64-abs32.s | 2 +- lld/test/ELF/aarch64-call26-thunk.s | 6 +- lld/test/ELF/aarch64-condb-reloc.s | 26 +- lld/test/ELF/aarch64-copy.s | 6 +- lld/test/ELF/aarch64-cortex-a53-843419-address.s | 22 +- lld/test/ELF/aarch64-cortex-a53-843419-large.s | 36 +- lld/test/ELF/aarch64-cortex-a53-843419-large2.s | 2 +- lld/test/ELF/aarch64-cortex-a53-843419-recognize.s | 112 +- .../ELF/aarch64-cortex-a53-843419-thunk-align.s | 2 +- lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 6 +- lld/test/ELF/aarch64-cortex-a53-843419-tlsrelax.s | 4 +- lld/test/ELF/aarch64-feature-bti.s | 54 +- lld/test/ELF/aarch64-feature-btipac.s | 40 +- lld/test/ELF/aarch64-feature-pac.s | 28 +- lld/test/ELF/aarch64-fpic-got.s | 2 +- lld/test/ELF/aarch64-gnu-ifunc-address.s | 4 +- lld/test/ELF/aarch64-gnu-ifunc-nonpreemptable.s | 12 +- lld/test/ELF/aarch64-gnu-ifunc-plt.s | 14 +- lld/test/ELF/aarch64-gnu-ifunc.s | 8 +- lld/test/ELF/aarch64-gnu-ifunc2.s | 6 +- lld/test/ELF/aarch64-ifunc-bti.s | 8 +- lld/test/ELF/aarch64-jump26-thunk.s | 6 +- lld/test/ELF/aarch64-plt.s | 26 +- lld/test/ELF/aarch64-prel16.s | 2 +- lld/test/ELF/aarch64-prel32.s | 2 +- lld/test/ELF/aarch64-relocs.s | 28 +- lld/test/ELF/aarch64-thunk-pi.s | 22 +- lld/test/ELF/aarch64-thunk-script.s | 12 +- lld/test/ELF/aarch64-thunk-section-location.s | 6 +- lld/test/ELF/aarch64-tls-gdie.s | 2 +- lld/test/ELF/aarch64-tls-gdle.s | 2 +- lld/test/ELF/aarch64-tls-ie.s | 2 +- lld/test/ELF/aarch64-tls-iele.s | 2 +- lld/test/ELF/aarch64-tls-le.s | 2 +- lld/test/ELF/aarch64-tlsld-ldst.s | 2 +- lld/test/ELF/aarch64-tstbr14-reloc.s | 20 +- lld/test/ELF/aarch64-undefined-weak.s | 2 +- lld/test/ELF/allow-multiple-definition.s | 8 +- lld/test/ELF/arm-bl-v6-inrange.s | 8 +- lld/test/ELF/arm-bl-v6.s | 18 +- lld/test/ELF/arm-blx.s | 16 +- lld/test/ELF/arm-branch-rangethunk.s | 20 +- lld/test/ELF/arm-branch-undef-weak-plt-thunk.s | 8 +- lld/test/ELF/arm-branch.s | 4 +- lld/test/ELF/arm-copy.s | 6 +- lld/test/ELF/arm-exidx-add-missing.s | 2 +- lld/test/ELF/arm-exidx-canunwind.s | 14 +- lld/test/ELF/arm-exidx-dedup-and-sentinel.s | 2 +- lld/test/ELF/arm-exidx-emit-relocs.s | 2 +- lld/test/ELF/arm-exidx-gc.s | 14 +- lld/test/ELF/arm-exidx-order.s | 44 +- lld/test/ELF/arm-exidx-sentinel-orphan.s | 2 +- lld/test/ELF/arm-exidx-shared.s | 2 +- lld/test/ELF/arm-extreme-range-pi-thunk.s | 20 +- lld/test/ELF/arm-fix-cortex-a8-blx.s | 2 +- lld/test/ELF/arm-fix-cortex-a8-nopatch.s | 16 +- lld/test/ELF/arm-fix-cortex-a8-plt.s | 4 +- lld/test/ELF/arm-fix-cortex-a8-recognize.s | 28 +- lld/test/ELF/arm-fix-cortex-a8-thunk-align.s | 4 +- lld/test/ELF/arm-fix-cortex-a8-thunk.s | 8 +- lld/test/ELF/arm-force-pi-thunk.s | 20 +- lld/test/ELF/arm-fpic-got.s | 6 +- lld/test/ELF/arm-gnu-ifunc-plt.s | 30 +- lld/test/ELF/arm-gnu-ifunc.s | 16 +- lld/test/ELF/arm-got-relative.s | 6 +- lld/test/ELF/arm-gotoff.s | 2 +- lld/test/ELF/arm-icf-exidx.s | 6 +- lld/test/ELF/arm-long-thunk-converge.s | 12 +- lld/test/ELF/arm-mov-relocs.s | 4 +- lld/test/ELF/arm-plt-reloc.s | 114 +- lld/test/ELF/arm-sbrel32.s | 4 +- lld/test/ELF/arm-tag-vfp-args-illegal.s | 4 +- lld/test/ELF/arm-target1.s | 4 +- lld/test/ELF/arm-target2.s | 8 +- lld/test/ELF/arm-thumb-adr.s | 6 +- lld/test/ELF/arm-thumb-blx.s | 4 +- lld/test/ELF/arm-thumb-branch-rangethunk.s | 2 +- lld/test/ELF/arm-thumb-branch.s | 8 +- lld/test/ELF/arm-thumb-condbranch-thunk.s | 32 +- lld/test/ELF/arm-thumb-interwork-abs.s | 4 +- lld/test/ELF/arm-thumb-interwork-ifunc.s | 2 +- lld/test/ELF/arm-thumb-interwork-notfunc.s | 7 +- lld/test/ELF/arm-thumb-interwork-shared.s | 20 +- lld/test/ELF/arm-thumb-interwork-thunk-v5.s | 20 +- lld/test/ELF/arm-thumb-interwork-thunk.s | 48 +- lld/test/ELF/arm-thumb-ldrlit.s | 6 +- lld/test/ELF/arm-thumb-mix-range-thunk-os.s | 46 +- lld/test/ELF/arm-thumb-narrow-branch-check.s | 10 +- lld/test/ELF/arm-thumb-no-undefined-thunk.s | 4 +- lld/test/ELF/arm-thumb-pc8-weak.s | 2 +- lld/test/ELF/arm-thumb-plt-range-thunk-os.s | 38 +- lld/test/ELF/arm-thumb-plt-reloc.s | 36 +- lld/test/ELF/arm-thumb-range-thunk-os.s | 50 +- lld/test/ELF/arm-thumb-thunk-empty-pass.s | 10 +- lld/test/ELF/arm-thumb-thunk-v6m.s | 16 +- lld/test/ELF/arm-thumb-undefined-weak-narrow.test | 7 +- lld/test/ELF/arm-thumb-undefined-weak.s | 2 +- lld/test/ELF/arm-thumb2-adr.s | 12 +- lld/test/ELF/arm-thumb2-ldrlit.s | 12 +- lld/test/ELF/arm-thunk-edgecase.s | 8 +- lld/test/ELF/arm-thunk-largesection.s | 18 +- lld/test/ELF/arm-thunk-linkerscript-dotexpr.s | 22 +- lld/test/ELF/arm-thunk-linkerscript-large.s | 30 +- lld/test/ELF/arm-thunk-linkerscript-orphan.s | 16 +- lld/test/ELF/arm-thunk-linkerscript-sort.s | 8 +- lld/test/ELF/arm-thunk-linkerscript.s | 20 +- lld/test/ELF/arm-thunk-many-passes.s | 2 +- lld/test/ELF/arm-thunk-multipass-plt.s | 18 +- lld/test/ELF/arm-thunk-multipass.s | 16 +- lld/test/ELF/arm-thunk-nosuitable.s | 6 +- lld/test/ELF/arm-thunk-re-add.s | 26 +- lld/test/ELF/arm-tls-gd-nonpreemptible.s | 2 +- lld/test/ELF/arm-tls-gd32.s | 4 +- lld/test/ELF/arm-tls-ie32.s | 4 +- lld/test/ELF/arm-tls-ldm32.s | 8 +- lld/test/ELF/arm-tls-le32.s | 4 +- lld/test/ELF/arm-tls-norelax-ie-le.s | 2 +- lld/test/ELF/arm-undefined-weak.s | 4 +- lld/test/ELF/arm-v4bx.test | 3 +- lld/test/ELF/assignment-archive.s | 1 + lld/test/ELF/basic-avr.s | 4 +- lld/test/ELF/basic-ppc.s | 2 +- lld/test/ELF/basic-ppc64.s | 2 +- lld/test/ELF/bss-start-common.s | 4 +- lld/test/ELF/build-id.s | 30 +- lld/test/ELF/canonical-plt-pcrel.s | 2 +- lld/test/ELF/comdat.s | 4 +- lld/test/ELF/debug-relocation-none.test | 3 +- lld/test/ELF/defsym.s | 6 +- lld/test/ELF/edata-etext.s | 16 +- lld/test/ELF/edata-no-bss.s | 4 +- lld/test/ELF/eh-frame-hdr-abs-fde.s | 2 +- lld/test/ELF/eh-frame-hdr-icf.s | 2 +- lld/test/ELF/eh-frame-hdr.s | 6 +- lld/test/ELF/ehframe-relocation.s | 2 +- lld/test/ELF/emit-relocs-gc.s | 4 +- lld/test/ELF/exclude.s | 4 +- lld/test/ELF/format-binary.test | 4 +- lld/test/ELF/gc-sections-metadata-startstop.s | 2 +- lld/test/ELF/gdb-index-invalid-ranges.s | 4 +- lld/test/ELF/gdb-index-parse-fail.s | 2 +- lld/test/ELF/gdb-index.s | 4 +- lld/test/ELF/gnu-hash-table.s | 6 +- lld/test/ELF/gnu-ifunc-dyntags.s | 2 +- lld/test/ELF/gnu-ifunc-i386.s | 10 +- lld/test/ELF/gnu-ifunc-noplt-i386.s | 12 +- lld/test/ELF/gnu-ifunc-noplt.s | 12 +- lld/test/ELF/gnu-ifunc-plt-i386.s | 14 +- lld/test/ELF/gnu-ifunc-plt.s | 14 +- lld/test/ELF/gnu-ifunc-shared.s | 16 +- lld/test/ELF/gnu-ifunc.s | 8 +- lld/test/ELF/got-i386.s | 2 +- lld/test/ELF/got.s | 2 +- lld/test/ELF/got32-i386.s | 4 +- lld/test/ELF/got32x-i386.s | 4 +- lld/test/ELF/hexagon-plt.s | 6 +- lld/test/ELF/hexagon-tls-gd-xform.s | 47 + lld/test/ELF/i386-feature-cet.s | 8 +- lld/test/ELF/i386-gotpc.s | 2 +- lld/test/ELF/i386-pc16.test | 5 +- lld/test/ELF/i386-pc8-pc16-addend.s | 2 +- lld/test/ELF/i386-pc8.s | 2 +- lld/test/ELF/i386-plt.s | 26 +- lld/test/ELF/i386-relax-reloc.s | 2 +- lld/test/ELF/i386-reloc-large-addend.s | 4 +- lld/test/ELF/i386-reloc-range.s | 4 +- lld/test/ELF/i386-reloc8-reloc16-addend.s | 4 +- lld/test/ELF/i386-retpoline-nopic-linkerscript.s | 2 +- lld/test/ELF/i386-retpoline-nopic.s | 2 +- lld/test/ELF/i386-retpoline-pic-linkerscript.s | 2 +- lld/test/ELF/i386-retpoline-pic.s | 2 +- lld/test/ELF/i386-tls-dynamic.s | 2 +- lld/test/ELF/i386-tls-gdiele.s | 2 +- lld/test/ELF/i386-tls-ie-shared.s | 2 +- lld/test/ELF/i386-tls-le.s | 4 +- lld/test/ELF/i386-tls-opt-iele-nopic.s | 2 +- lld/test/ELF/i386-tls-opt.s | 2 +- lld/test/ELF/icf11.test | 6 +- lld/test/ELF/icf7.s | 2 +- lld/test/ELF/incompatible.s | 13 + lld/test/ELF/init_fini_priority.s | 2 +- lld/test/ELF/invalid/bad-arm-attributes.s | 6 +- lld/test/ELF/invalid/bad-arm-attributes2.s | 8 - lld/test/ELF/invalid/bad-reloc-target.test | 9 +- .../ELF/invalid/invalid-debug-relocations.test | 3 +- .../ELF/invalid/invalid-relocation-aarch64.test | 6 +- lld/test/ELF/invalid/invalid-relocation-x64.test | 6 +- lld/test/ELF/invalid/reloc-section-reordered.test | 3 +- lld/test/ELF/linkerscript/absolute2.s | 4 +- lld/test/ELF/linkerscript/addr.test | 2 +- lld/test/ELF/linkerscript/align-empty.test | 2 +- lld/test/ELF/linkerscript/align1.test | 6 +- lld/test/ELF/linkerscript/align2.test | 2 +- lld/test/ELF/linkerscript/align3.test | 2 +- lld/test/ELF/linkerscript/align4.test | 10 +- lld/test/ELF/linkerscript/align5.test | 8 +- .../arm-exidx-sentinel-and-assignment.s | 2 +- lld/test/ELF/linkerscript/at2.test | 2 +- lld/test/ELF/linkerscript/constructor.test | 2 +- lld/test/ELF/linkerscript/data-commands-gc.s | 2 +- lld/test/ELF/linkerscript/data-commands1.test | 2 +- lld/test/ELF/linkerscript/define.test | 2 +- lld/test/ELF/linkerscript/discard-gnu-hash.s | 6 +- lld/test/ELF/linkerscript/discard-linkorder.s | 2 +- lld/test/ELF/linkerscript/discard-section.s | 2 +- lld/test/ELF/linkerscript/double-bss.test | 2 +- lld/test/ELF/linkerscript/eh-frame-emit-relocs.s | 2 +- lld/test/ELF/linkerscript/eh-frame-hdr.s | 2 +- lld/test/ELF/linkerscript/eh-frame-merge.s | 2 +- lld/test/ELF/linkerscript/eh-frame.s | 2 +- .../ELF/linkerscript/emit-reloc-section-names.s | 2 +- .../ELF/linkerscript/emit-relocs-ehframe-discard.s | 2 +- lld/test/ELF/linkerscript/empty-load.s | 2 +- .../ELF/linkerscript/empty-sections-expressions.s | 4 +- lld/test/ELF/linkerscript/excludefile.s | 12 +- lld/test/ELF/linkerscript/input-order.s | 4 +- lld/test/ELF/linkerscript/input-sec-dup.s | 2 +- .../linkerscript/linker-script-in-search-path.s | 2 +- lld/test/ELF/linkerscript/lma-align.test | 12 +- lld/test/ELF/linkerscript/loadaddr.s | 10 +- lld/test/ELF/linkerscript/locationcountererr2.s | 2 +- lld/test/ELF/linkerscript/memory-err.s | 82 +- .../linkerscript/memory-ignored-dot-assign.test | 18 + .../memory-ignored-output-address.test | 18 + lld/test/ELF/linkerscript/memory-include.test | 2 +- lld/test/ELF/linkerscript/memory.s | 83 +- lld/test/ELF/linkerscript/memory3.s | 4 +- lld/test/ELF/linkerscript/memory4.test | 19 - lld/test/ELF/linkerscript/memory5.test | 19 - lld/test/ELF/linkerscript/merge-nonalloc.s | 2 +- .../ELF/linkerscript/multi-sections-constraint.s | 4 +- lld/test/ELF/linkerscript/non-absolute.s | 2 +- lld/test/ELF/linkerscript/numbers.s | 4 +- lld/test/ELF/linkerscript/orphan.s | 2 +- lld/test/ELF/linkerscript/orphans.s | 4 +- .../out-of-order-section-in-region.test | 2 +- lld/test/ELF/linkerscript/out-of-order.s | 2 +- .../ELF/linkerscript/output-section-include.test | 4 +- lld/test/ELF/linkerscript/output-too-large.s | 31 +- lld/test/ELF/linkerscript/overlapping-sections.s | 2 +- lld/test/ELF/linkerscript/region-alias.s | 4 +- lld/test/ELF/linkerscript/repsection-va.s | 2 +- .../ELF/linkerscript/section-address-align.test | 34 + lld/test/ELF/linkerscript/section-align2.test | 17 +- lld/test/ELF/linkerscript/section-include.test | 4 +- lld/test/ELF/linkerscript/sections-constraint.s | 4 +- lld/test/ELF/linkerscript/sections-gc.s | 2 +- lld/test/ELF/linkerscript/sections-keep.s | 10 +- lld/test/ELF/linkerscript/sections-padding.s | 18 +- lld/test/ELF/linkerscript/sections.s | 10 +- lld/test/ELF/linkerscript/sort-nested.s | 8 +- lld/test/ELF/linkerscript/sort.s | 24 +- lld/test/ELF/linkerscript/subalign.s | 6 +- lld/test/ELF/linkerscript/symbol-only.test | 4 +- lld/test/ELF/linkerscript/symbol-reserved.s | 22 +- lld/test/ELF/linkerscript/symbolreferenced.s | 4 +- lld/test/ELF/linkerscript/symbols-non-alloc.test | 4 +- lld/test/ELF/linkerscript/symbols.s | 16 +- lld/test/ELF/linkerscript/synthetic-symbols1.test | 32 +- lld/test/ELF/linkerscript/synthetic-symbols3.test | 4 +- lld/test/ELF/linkerscript/synthetic-symbols4.test | 4 +- lld/test/ELF/linkerscript/unused-synthetic.s | 2 +- lld/test/ELF/linkerscript/unused-synthetic2.test | 2 +- lld/test/ELF/linkerscript/va.s | 2 +- lld/test/ELF/linkerscript/wildcards.s | 8 +- lld/test/ELF/linkerscript/wildcards2.s | 2 +- lld/test/ELF/local-got-pie.s | 4 +- lld/test/ELF/local-got-shared.s | 4 +- lld/test/ELF/local-got.s | 4 +- lld/test/ELF/lto/codemodel.ll | 4 +- lld/test/ELF/lto/cpu-string.ll | 6 +- lld/test/ELF/lto/defsym.ll | 2 +- lld/test/ELF/lto/linker-script-symbols-assign.ll | 2 +- lld/test/ELF/lto/linker-script-symbols-ipo.ll | 6 +- lld/test/ELF/lto/lto-start.ll | 2 +- lld/test/ELF/lto/obj-path.ll | 4 +- lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +- lld/test/ELF/lto/thinlto-obj-path.ll | 2 +- lld/test/ELF/lto/weakodr-visibility.ll | 4 +- lld/test/ELF/lto/wrap-2.ll | 2 +- lld/test/ELF/merge.s | 2 +- lld/test/ELF/mips-26-mask.s | 2 +- lld/test/ELF/mips-26.s | 8 +- lld/test/ELF/mips-32.s | 6 +- lld/test/ELF/mips-64-disp.s | 8 +- lld/test/ELF/mips-64-got.s | 4 +- lld/test/ELF/mips-64-rels.s | 6 +- lld/test/ELF/mips-64.s | 4 +- lld/test/ELF/mips-call-hilo.s | 2 +- lld/test/ELF/mips-call16.s | 2 +- lld/test/ELF/mips-got-hilo.s | 2 +- lld/test/ELF/mips-got-relocs.s | 8 +- lld/test/ELF/mips-got16-relocatable.s | 10 +- lld/test/ELF/mips-got16.s | 4 +- lld/test/ELF/mips-gp-disp.s | 8 +- lld/test/ELF/mips-gp-ext.s | 12 +- lld/test/ELF/mips-gp-local.s | 6 +- lld/test/ELF/mips-gprel32-relocs-gp0.s | 6 +- lld/test/ELF/mips-gprel32-relocs.s | 8 +- lld/test/ELF/mips-higher-highest.s | 4 +- lld/test/ELF/mips-hilo-gp-disp.s | 10 +- lld/test/ELF/mips-hilo-hi-only.s | 6 +- lld/test/ELF/mips-hilo.s | 4 +- lld/test/ELF/mips-jalr-non-functions.s | 2 +- lld/test/ELF/mips-jalr.s | 4 +- lld/test/ELF/mips-mgot.s | 6 +- lld/test/ELF/mips-micro-cross-calls.s | 16 +- lld/test/ELF/mips-micro-jal.s | 12 +- lld/test/ELF/mips-micro-plt.s | 6 +- lld/test/ELF/mips-micro-relocs.s | 10 +- lld/test/ELF/mips-micro-thunks.s | 16 +- lld/test/ELF/mips-micror6-relocs.s | 8 +- lld/test/ELF/mips-n32-rels.s | 8 +- lld/test/ELF/mips-nonalloc.s | 2 +- lld/test/ELF/mips-npic-call-pic-os.s | 20 +- lld/test/ELF/mips-npic-call-pic-script.s | 64 +- lld/test/ELF/mips-npic-call-pic.s | 20 +- lld/test/ELF/mips-pc-relocs.s | 8 +- lld/test/ELF/mips-plt-n32.s | 4 +- lld/test/ELF/mips-plt-n64.s | 4 +- lld/test/ELF/mips-plt-r6.s | 4 +- lld/test/ELF/mips-tls-64-pic-local-variable.s | 2 +- lld/test/ELF/mips-tls-64.s | 4 +- lld/test/ELF/mips-tls-hilo.s | 4 +- lld/test/ELF/mips-tls-static-64.s | 2 +- lld/test/ELF/mips-tls-static.s | 2 +- lld/test/ELF/mips-tls.s | 4 +- lld/test/ELF/mips-xgot-order.s | 4 +- lld/test/ELF/msp430.s | 4 +- lld/test/ELF/non-abs-reloc.s | 2 +- lld/test/ELF/non-alloc-link-order-gc.s | 4 +- lld/test/ELF/partition-notes.s | 46 +- lld/test/ELF/ppc32-call-stub-nopic.s | 8 +- lld/test/ELF/ppc32-call-stub-pic.s | 16 +- lld/test/ELF/ppc32-canonical-plt.s | 2 +- lld/test/ELF/ppc32-ifunc-nonpreemptible-nopic.s | 6 +- lld/test/ELF/ppc32-ifunc-nonpreemptible-pic.s | 6 +- lld/test/ELF/ppc32-local-branch.s | 4 +- lld/test/ELF/ppc32-long-thunk.s | 14 +- lld/test/ELF/ppc32-weak-undef-call.s | 2 +- lld/test/ELF/ppc64-bsymbolic-toc-restore.s | 2 +- lld/test/ELF/ppc64-call-reach.s | 6 +- lld/test/ELF/ppc64-dtprel.s | 6 +- lld/test/ELF/ppc64-func-entry-points.s | 6 +- lld/test/ELF/ppc64-ifunc.s | 12 +- lld/test/ELF/ppc64-local-dynamic.s | 6 +- lld/test/ELF/ppc64-local-entry.s | 2 +- lld/test/ELF/ppc64-local-exec-tls.s | 14 +- lld/test/ELF/ppc64-long-branch-init.s | 4 +- lld/test/ELF/ppc64-long-branch-pi.s | 12 +- lld/test/ELF/ppc64-long-branch.s | 10 +- lld/test/ELF/ppc64-plt-stub.s | 4 +- .../ELF/ppc64-split-stack-adjust-size-success.s | 8 +- lld/test/ELF/ppc64-tls-ie.s | 28 +- lld/test/ELF/ppc64-tls-ld-le.s | 2 +- lld/test/ELF/ppc64-toc-addis-nop.s | 16 +- lld/test/ELF/ppc64-toc-rel.s | 2 +- lld/test/ELF/ppc64-toc-restore-recursive-call.s | 4 +- lld/test/ELF/ppc64-toc-restore.s | 8 +- lld/test/ELF/pr34660.s | 2 +- lld/test/ELF/pr37735.s | 2 +- lld/test/ELF/pre_init_fini_array.s | 2 +- lld/test/ELF/pre_init_fini_array_missing.s | 4 +- lld/test/ELF/relocatable-empty-archive.s | 2 +- lld/test/ELF/relocatable-sections.s | 2 +- lld/test/ELF/relocatable-symbols.s | 8 +- lld/test/ELF/relocatable.s | 14 +- lld/test/ELF/relocation-absolute.s | 2 +- lld/test/ELF/relocation-b-aarch64.test | 7 +- lld/test/ELF/relocation-copy-i686.s | 4 +- lld/test/ELF/relocation-copy.s | 4 +- lld/test/ELF/relocation-group.test | 3 +- lld/test/ELF/relocation-i686.s | 12 +- lld/test/ELF/relocation-in-merge.s | 2 +- lld/test/ELF/relocation.s | 12 +- lld/test/ELF/relro-omagic.s | 2 +- lld/test/ELF/riscv-ifunc-nonpreemptible.s | 8 +- lld/test/ELF/riscv-plt.s | 6 +- lld/test/ELF/riscv-undefined-weak.s | 10 +- lld/test/ELF/sectionstart-noallochdr.s | 2 +- lld/test/ELF/sectionstart.s | 10 +- lld/test/ELF/shf-info-link.test | 3 +- lld/test/ELF/sht-group-empty.test | 6 +- lld/test/ELF/startstop-gccollect.s | 12 +- lld/test/ELF/startstop.s | 8 +- lld/test/ELF/strip-all.s | 8 +- lld/test/ELF/synthetic-got.s | 8 +- lld/test/ELF/tls-opt.s | 6 +- lld/test/ELF/tls.s | 2 +- lld/test/ELF/undef-broken-debug.test | 5 +- lld/test/ELF/undef-not-suggest.test | 6 +- lld/test/ELF/undefined-glob.s | 2 +- lld/test/ELF/unique-orphans.s | 26 + lld/test/ELF/weak-undef-got-pie.s | 2 +- lld/test/ELF/wrap-no-real.s | 18 +- lld/test/ELF/wrap-plt.s | 2 +- lld/test/ELF/wrap.s | 8 +- lld/test/ELF/x86-64-feature-cet.s | 8 +- lld/test/ELF/x86-64-gotpc-relax-nopic.s | 4 +- lld/test/ELF/x86-64-gotpc-relax-und-dso.s | 6 +- lld/test/ELF/x86-64-gotpc-relax.s | 8 +- lld/test/ELF/x86-64-plt-high-addr.s | 2 +- lld/test/ELF/x86-64-plt.s | 18 +- lld/test/ELF/x86-64-reloc-gotpc64.s | 2 +- lld/test/ELF/x86-64-reloc-size-shared.s | 2 +- lld/test/ELF/x86-64-reloc-size.s | 4 +- lld/test/ELF/x86-64-retpoline-linkerscript.s | 2 +- lld/test/ELF/x86-64-retpoline-znow-linkerscript.s | 2 +- lld/test/ELF/x86-64-retpoline-znow-static-iplt.s | 6 +- lld/test/ELF/x86-64-retpoline-znow.s | 2 +- lld/test/ELF/x86-64-retpoline.s | 2 +- .../x86-64-split-stack-prologue-adjust-shared.s | 2 +- .../x86-64-split-stack-prologue-adjust-success.s | 12 +- lld/test/ELF/x86-64-tls-dynamic.s | 2 +- lld/test/ELF/x86-64-tls-gd-got.s | 2 +- lld/test/ELF/x86-64-tls-gdie.s | 2 +- lld/test/ELF/x86-64-tls-ie-opt-local.s | 2 +- lld/test/ELF/x86-64-tls-ie.s | 2 +- lld/test/ELF/x86-64-tls-opt-noplt.s | 2 +- lld/test/mach-o/PIE.yaml | 6 +- lld/test/mach-o/arm-interworking-movw.yaml | 2 +- lld/test/mach-o/arm64-reloc-negDelta32-fixup.yaml | 4 +- lld/test/mach-o/arm64-section-order.yaml | 4 +- lld/test/mach-o/data-in-code-load-command.yaml | 16 +- lld/test/mach-o/do-not-emit-unwind-fde-arm64.yaml | 4 +- lld/test/mach-o/dylib-install-names.yaml | 8 +- lld/test/mach-o/eh-frame-relocs-arm64.yaml | 4 +- lld/test/mach-o/executable-exports.yaml | 2 +- lld/test/mach-o/export-trie-order.yaml | 2 +- lld/test/mach-o/function-starts-load-command.yaml | 10 +- lld/test/mach-o/gcc_except_tab-got-arm64.yaml | 2 +- lld/test/mach-o/got-order.yaml | 2 +- lld/test/mach-o/hello-world-arm64.yaml | 2 +- lld/test/mach-o/interposing-section.yaml | 4 +- lld/test/mach-o/lazy-bind-x86_64.yaml | 6 +- lld/test/mach-o/lc_segment_filesize.yaml | 2 +- lld/test/mach-o/mach_header-cpusubtype.yaml | 6 +- lld/test/mach-o/parse-data-in-code-armv7.yaml | 2 +- lld/test/mach-o/rpath.yaml | 2 +- lld/test/mach-o/run-tlv-pass-x86-64.yaml | 2 +- lld/test/mach-o/sectattrs.yaml | 2 +- lld/test/mach-o/seg-protection-arm64.yaml | 2 +- lld/test/mach-o/seg-protection-x86_64.yaml | 2 +- lld/test/mach-o/source-version.yaml | 2 +- lld/test/mach-o/stack-size.yaml | 4 +- lld/test/mach-o/unwind-info-simple-arm64.yaml | 2 +- lld/test/mach-o/unwind-info-simple-x86_64.yaml | 2 +- lld/test/mach-o/upward-dylib-load-command.yaml | 2 +- lld/test/mach-o/use-dylib.yaml | 2 +- .../mach-o/version-min-load-command-object.yaml | 6 +- lld/test/mach-o/version-min-load-command.yaml | 12 +- lld/wasm/Driver.cpp | 1 + lldb/.clang-tidy | 2 + lldb/bindings/interface/SBAddress.i | 2 +- lldb/cmake/modules/AddLLDB.cmake | 14 + lldb/include/lldb/Core/Disassembler.h | 22 +- lldb/include/lldb/Host/Host.h | 6 +- lldb/include/lldb/Interpreter/OptionValueRegex.h | 6 +- lldb/include/lldb/Symbol/CompilerType.h | 11 +- lldb/include/lldb/Symbol/TypeSystem.h | 5 + lldb/include/lldb/Target/Platform.h | 5 +- lldb/include/lldb/Target/RegisterContextUnwind.h | 257 + lldb/include/lldb/Target/StackFrame.h | 11 +- lldb/include/lldb/Target/StackFrameList.h | 2 +- lldb/include/lldb/Target/StackFrameRecognizer.h | 14 +- lldb/include/lldb/Target/Thread.h | 2 +- lldb/include/lldb/Target/UnwindLLDB.h | 157 + lldb/include/lldb/Utility/ArchSpec.h | 13 + lldb/include/lldb/Utility/ConstString.h | 15 +- lldb/include/lldb/Utility/FileSpec.h | 15 + lldb/include/lldb/Utility/ProcessInfo.h | 88 +- lldb/include/lldb/lldb-forward.h | 1 - lldb/packages/Python/lldbsuite/test/decorators.py | 20 +- lldb/packages/Python/lldbsuite/test/dotest.py | 3 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 12 +- lldb/packages/Python/lldbsuite/test/lldbutil.py | 4 +- .../test/tools/lldb-vscode/lldbvscode_testcase.py | 8 +- lldb/source/Commands/CommandObjectDisassemble.cpp | 370 +- lldb/source/Commands/CommandObjectDisassemble.h | 9 + lldb/source/Commands/CommandObjectExpression.cpp | 83 +- lldb/source/Commands/CommandObjectExpression.h | 11 +- lldb/source/Commands/CommandObjectFrame.cpp | 41 +- lldb/source/Commands/CommandObjectPlatform.cpp | 6 +- lldb/source/Commands/CommandObjectProcess.cpp | 18 +- lldb/source/Commands/CommandObjectReproducer.cpp | 85 +- lldb/source/Commands/CommandObjectSettings.cpp | 50 +- lldb/source/Commands/Options.td | 8 +- lldb/source/Core/Disassembler.cpp | 145 +- lldb/source/Core/Section.cpp | 5 +- lldb/source/Host/CMakeLists.txt | 16 +- lldb/source/Host/common/Editline.cpp | 13 +- lldb/source/Host/common/Host.cpp | 20 + lldb/source/Host/freebsd/Host.cpp | 12 +- lldb/source/Host/linux/Host.cpp | 8 +- lldb/source/Host/macosx/objcxx/Host.mm | 45 +- lldb/source/Host/netbsd/Host.cpp | 268 - lldb/source/Host/netbsd/HostNetBSD.cpp | 268 + lldb/source/Host/openbsd/Host.cpp | 8 +- lldb/source/Host/windows/Host.cpp | 10 +- lldb/source/Interpreter/CommandInterpreter.cpp | 2 + lldb/source/Interpreter/CommandObject.cpp | 5 + .../Plugins/Architecture/Mips/ArchitectureMips.cpp | 5 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 9 + .../Plugins/ExpressionParser/Clang/ASTUtils.h | 3 +- .../ExpressionParser/Clang/ClangASTSource.cpp | 14 +- .../Clang/ClangExpressionSourceCode.cpp | 1 + .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 2 +- .../Language/ClangCommon/ClangHighlighter.cpp | 1 + .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 62 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 7 +- .../Platform/MacOSX/PlatformAppleTVSimulator.cpp | 7 +- .../MacOSX/PlatformAppleWatchSimulator.cpp | 7 +- .../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 274 +- .../Plugins/Platform/MacOSX/PlatformDarwin.h | 35 +- .../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 92 +- .../Platform/MacOSX/PlatformiOSSimulator.cpp | 7 +- .../Plugins/Process/FreeBSD/FreeBSDThread.cpp | 16 +- .../source/Plugins/Process/FreeBSD/FreeBSDThread.h | 2 - .../Process/MacOSX-Kernel/CommunicationKDP.cpp | 2 - .../Plugins/Process/MacOSX-Kernel/ThreadKDP.cpp | 4 +- lldb/source/Plugins/Process/Utility/CMakeLists.txt | 4 - .../Plugins/Process/Utility/HistoryThread.cpp | 5 +- .../source/Plugins/Process/Utility/HistoryThread.h | 3 +- .../Plugins/Process/Utility/HistoryUnwind.cpp | 11 +- .../source/Plugins/Process/Utility/HistoryUnwind.h | 6 +- .../Process/Utility/RegisterContextLLDB.cpp | 2215 -- .../Plugins/Process/Utility/RegisterContextLLDB.h | 259 - .../RegisterContextMacOSXFrameBackchain.cpp | 160 - .../Utility/RegisterContextMacOSXFrameBackchain.h | 56 - .../Plugins/Process/Utility/ThreadMemory.cpp | 12 +- lldb/source/Plugins/Process/Utility/UnwindLLDB.cpp | 519 - lldb/source/Plugins/Process/Utility/UnwindLLDB.h | 158 - .../Process/Utility/UnwindMacOSXFrameBackchain.cpp | 247 - .../Process/Utility/UnwindMacOSXFrameBackchain.h | 54 - .../Process/Windows/Common/TargetThreadWindows.cpp | 14 +- .../Process/Windows/Common/TargetThreadWindows.h | 1 - .../Plugins/Process/elf-core/ThreadElfCore.cpp | 4 +- .../Process/gdb-remote/GDBRemoteCommunication.cpp | 55 +- .../Process/gdb-remote/GDBRemoteCommunication.h | 3 + .../gdb-remote/GDBRemoteCommunicationClient.cpp | 32 +- .../gdb-remote/GDBRemoteCommunicationClient.h | 1 + .../GDBRemoteCommunicationReplayServer.cpp | 12 +- .../GDBRemoteCommunicationServerCommon.cpp | 7 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 4 - .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 4 +- .../Plugins/Process/mach-core/ThreadMachCore.cpp | 4 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 34 +- .../SymbolFile/DWARF/DWARFDebugArangeSet.cpp | 7 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 2 +- .../SymbolFile/NativePDB/DWARFLocationExpression.h | 1 + .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 402 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 8 + lldb/source/Symbol/CompilerType.cpp | 6 + lldb/source/Symbol/TypeSystem.cpp | 4 + lldb/source/Target/AssertFrameRecognizer.cpp | 24 +- lldb/source/Target/CMakeLists.txt | 2 + lldb/source/Target/Platform.cpp | 16 + lldb/source/Target/Process.cpp | 6 +- lldb/source/Target/RegisterContextUnwind.cpp | 2215 ++ lldb/source/Target/StackFrame.cpp | 9 +- lldb/source/Target/StackFrameList.cpp | 64 +- lldb/source/Target/StackFrameRecognizer.cpp | 51 +- lldb/source/Target/Thread.cpp | 43 +- lldb/source/Target/UnwindLLDB.cpp | 518 + lldb/source/Utility/ArchSpec.cpp | 12 + lldb/source/Utility/ConstString.cpp | 12 + lldb/source/Utility/FileSpec.cpp | 16 + lldb/source/Utility/ProcessInfo.cpp | 97 + .../expression/formatters/TestFormatters.py | 1 - .../empty-module/TestEmptyStdModule.py | 1 + .../frame/recognizer/TestFrameRecognizer.py | 62 +- lldb/test/API/commands/frame/recognizer/main.m | 5 +- lldb/test/API/commands/settings/TestSettings.py | 26 + .../basic}/Makefile | 0 .../API/commands/statistics/basic/TestStats.py | 35 +- lldb/test/API/commands/statistics/basic/main.c | 13 +- .../breakpoint/breakpoint_locations/main.c | 4 +- .../TestHWBreakMultiThread.py | 10 +- .../functionalities/completion/TestCompletion.py | 24 +- .../gdb_remote_client/TestGDBRemoteClient.py | 1 + .../gdb_remote_client/TestIOSSimulator.py | 63 + .../gdb_remote_client/gdbclientutils.py | 2 +- .../reproducers/attach}/Makefile | 0 .../reproducers/attach/TestReproducerAttach.py | 73 + .../functionalities/reproducers/attach/main.cpp | 24 + .../functionalities/unwind/zeroth_frame/Makefile | 3 + .../unwind/zeroth_frame/TestZerothFrame.py | 96 + .../API/functionalities/unwind/zeroth_frame/main.c | 8 + lldb/test/API/lang/cpp/auto/TestCPPAuto.py | 1 - .../cpp/template-function/TestTemplateFunctions.py | 40 +- lldb/test/API/lang/cpp/template-function/main.cpp | 62 +- .../API/lang/cpp/thread_local/TestThreadLocal.py | 51 +- lldb/test/API/lang/cpp/thread_local/main.cpp | 8 +- lldb/test/API/lang/objc/hidden-ivars/Makefile | 20 + .../API/lang/objc/hidden-ivars/TestHiddenIvars.py | 18 +- .../objc/modules-non-objc-target}/Makefile | 0 .../TestObjCModulesNonObjCTarget.py | 26 + .../API/lang/objc/modules-non-objc-target/main.c | 3 + .../test/API/lang/objc/objc-ivar-stripped/Makefile | 7 +- .../macosx/safe-to-func-call/TestSafeFuncCalls.py | 26 +- lldb/test/API/sanity/TestSettingSkipping.py | 37 + .../tools/lldb-server/TestAppleSimulatorOSType.py | 4 +- .../API/tools/lldb-server/TestGdbRemote_vCont.py | 18 - lldb/test/API/tools/lldb-server/main.cpp | 28 + lldb/test/Shell/Commands/command-disassemble.s | 2 +- lldb/test/Shell/Reproducer/TestDump.test | 8 + .../Shell/SymbolFile/DWARF/debug-types-basic.test | 2 +- .../SymbolFile/DWARF/debug-types-expressions.test | 8 +- .../Shell/SymbolFile/DWARF/dwo-type-in-main-file.s | 180 + lldb/tools/debugserver/CMakeLists.txt | 5 + .../debugserver.xcodeproj/project.pbxproj | 322 +- .../resources/lldb-debugserver-Info.plist | 5 - .../tools/debugserver/source/MacOSX/MachProcess.mm | 27 +- lldb/unittests/Host/HostInfoTest.cpp | 1 + lldb/unittests/Platform/PlatformDarwinTest.cpp | 81 + .../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 36 + lldb/unittests/Target/StackFrameRecognizerTest.cpp | 3 +- lldb/unittests/Utility/ArchSpecTest.cpp | 27 +- lldb/unittests/Utility/ConstStringTest.cpp | 20 + lldb/unittests/Utility/FileSpecTest.cpp | 27 + lldb/unittests/Utility/ProcessInstanceInfoTest.cpp | 57 + lldb/utils/lldb-dotest/lldb-dotest.in | 2 +- llvm/CMakeLists.txt | 14 +- llvm/README.txt | 1 - llvm/bindings/go/llvm/dibuilder.go | 4 + llvm/cmake/config-ix.cmake | 4 + llvm/cmake/modules/AddSphinxTarget.cmake | 7 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 4 + llvm/docs/CodeReview.rst | 237 + llvm/docs/CommandGuide/llvm-objdump.rst | 2 +- llvm/docs/CompileCudaWithLLVM.rst | 21 +- llvm/docs/Contributing.rst | 2 + llvm/docs/DeveloperPolicy.rst | 53 +- llvm/docs/GettingInvolved.rst | 4 + llvm/docs/GettingStarted.rst | 7 +- llvm/docs/LangRef.rst | 21 +- llvm/docs/Lexicon.rst | 4 + llvm/docs/LoopTerminology.rst | 224 +- llvm/docs/MemTagSanitizer.rst | 2 +- llvm/docs/Passes.rst | 8 +- llvm/docs/ProgrammersManual.rst | 2 +- llvm/docs/Reference.rst | 2 +- llvm/docs/ReleaseNotes.rst | 4 +- llvm/docs/loop-terminology-guarded-loop.png | Bin 0 -> 72585 bytes llvm/docs/loop-terminology-initial-loop.png | Bin 0 -> 41638 bytes llvm/docs/loop-terminology-rotated-loop.png | Bin 0 -> 61457 bytes .../MyFirstLanguageFrontend/LangImpl02.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl06.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl07.rst | 2 +- llvm/examples/CMakeLists.txt | 2 +- llvm/examples/Kaleidoscope/Chapter9/toy.cpp | 1 + llvm/examples/LLJITExamples/CMakeLists.txt | 5 - .../LLJITWithLazyReexports.cpp | 163 - .../BasicOrcV2CBindings/BasicOrcV2CBindings.c | 143 + .../BasicOrcV2CBindings/CMakeLists.txt | 15 + llvm/examples/OrcV2Examples/CMakeLists.txt | 6 + .../ExampleModules.h | 0 .../LLJITDumpObjects/CMakeLists.txt | 0 .../LLJITDumpObjects/LLJITDumpObjects.cpp | 0 .../CMakeLists.txt | 0 .../LLJITWithCustomObjectLinkingLayer.cpp | 0 .../LLJITWithLazyReexports/CMakeLists.txt | 0 .../LLJITWithLazyReexports.cpp | 163 + .../LLJITWithObjectCache/CMakeLists.txt | 0 .../LLJITWithObjectCache/LLJITWithObjectCache.cpp | 0 .../CMakeLists.txt | 0 .../LLJITWithObjectLinkingLayerPlugin.cpp | 0 llvm/examples/ThinLtoJIT/ThinLtoJIT.cpp | 3 +- llvm/examples/ThinLtoJIT/ThinLtoModuleIndex.cpp | 2 +- llvm/include/llvm-c/DebugInfo.h | 10 +- llvm/include/llvm-c/ExecutionEngine.h | 5 + llvm/include/llvm-c/Orc.h | 95 + llvm/include/llvm/ADT/APFloat.h | 37 +- llvm/include/llvm/ADT/STLExtras.h | 20 +- .../include/llvm/Analysis/BlockFrequencyInfoImpl.h | 55 +- llvm/include/llvm/Analysis/CGSCCPassManager.h | 12 +- llvm/include/llvm/Analysis/MemoryLocation.h | 10 + llvm/include/llvm/Analysis/MustExecute.h | 14 + llvm/include/llvm/Analysis/ScalarEvolution.h | 2 +- .../llvm/Analysis/ScalarEvolutionExpander.h | 16 +- llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 19 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 79 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 36 +- llvm/include/llvm/Analysis/Utils/Local.h | 2 +- llvm/include/llvm/Analysis/ValueLattice.h | 132 +- llvm/include/llvm/BinaryFormat/COFF.h | 6 + llvm/include/llvm/BinaryFormat/Dwarf.def | 16 + llvm/include/llvm/BinaryFormat/Dwarf.h | 2 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 54 +- llvm/include/llvm/CodeGen/CommandFlags.h | 149 + llvm/include/llvm/CodeGen/CommandFlags.inc | 455 - llvm/include/llvm/CodeGen/DIE.h | 19 +- llvm/include/llvm/CodeGen/ExecutionDomainFix.h | 14 +- llvm/include/llvm/CodeGen/FunctionLoweringInfo.h | 35 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 13 + .../GlobalISel/LegalizationArtifactCombiner.h | 65 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 56 +- .../include/llvm/CodeGen/GlobalISel/RegisterBank.h | 13 +- .../llvm/CodeGen/GlobalISel/RegisterBankInfo.h | 3 +- llvm/include/llvm/CodeGen/MachineBasicBlock.h | 43 + llvm/include/llvm/CodeGen/MachineFrameInfo.h | 8 +- llvm/include/llvm/CodeGen/MachineFunction.h | 59 + llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 13 +- llvm/include/llvm/CodeGen/Passes.h | 9 +- .../Hexagon => include/llvm/CodeGen}/RDFGraph.h | 0 .../Hexagon => include/llvm/CodeGen}/RDFLiveness.h | 0 .../llvm/CodeGen}/RDFRegisters.h | 0 llvm/include/llvm/CodeGen/Register.h | 6 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +- llvm/include/llvm/CodeGen/Spiller.h | 42 + llvm/include/llvm/CodeGen/StackProtector.h | 2 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 13 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + .../DebugInfo/CodeView/GlobalTypeTableBuilder.h | 5 + llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h | 34 +- .../include/llvm/ExecutionEngine/ExecutionEngine.h | 14 + llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 2 - .../llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h | 1 + llvm/include/llvm/IR/Attributes.h | 4 + llvm/include/llvm/IR/CFGDiff.h | 157 +- llvm/include/llvm/IR/Constants.h | 4 +- llvm/include/llvm/IR/DIBuilder.h | 8 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 52 +- llvm/include/llvm/IR/DerivedTypes.h | 35 +- llvm/include/llvm/IR/InstrTypes.h | 8 +- llvm/include/llvm/IR/Instructions.h | 15 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 103 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 4 +- llvm/include/llvm/IR/IntrinsicsARM.td | 37 + llvm/include/llvm/IR/KnowledgeRetention.h | 140 + llvm/include/llvm/IR/PassManager.h | 14 +- llvm/include/llvm/IR/PatternMatch.h | 36 + llvm/include/llvm/IR/User.h | 5 + llvm/include/llvm/IR/Value.h | 28 + llvm/include/llvm/IR/ValueHandle.h | 1 + llvm/include/llvm/InitializePasses.h | 1 + llvm/include/llvm/MC/MCAsmBackend.h | 8 +- llvm/include/llvm/MC/MCFragment.h | 24 +- llvm/include/llvm/MC/MCInstPrinter.h | 19 +- llvm/include/llvm/MC/MCRegister.h | 4 +- llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 + .../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 - llvm/include/llvm/Object/ELFObjectFile.h | 53 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +- llvm/include/llvm/Support/AArch64TargetParser.def | 2 + llvm/include/llvm/Support/ARMAttributeParser.h | 171 +- llvm/include/llvm/Support/Alignment.h | 25 +- llvm/include/llvm/Support/DataExtractor.h | 2 + llvm/include/llvm/Support/Endian.h | 2 - .../llvm/Support/GenericDomTreeConstruction.h | 40 +- llvm/include/llvm/Support/Host.h | 8 +- llvm/include/llvm/Support/ManagedStatic.h | 6 + llvm/include/llvm/Support/TimeProfiler.h | 11 +- llvm/include/llvm/Support/Timer.h | 5 + llvm/include/llvm/Support/TypeSize.h | 28 +- llvm/include/llvm/Target/GlobalISel/Combine.td | 31 +- llvm/include/llvm/Target/Target.td | 29 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 10 + llvm/include/llvm/Target/TargetMachine.h | 18 + llvm/include/llvm/Target/TargetOptions.h | 38 +- llvm/include/llvm/TextAPI/MachO/Architecture.def | 1 + llvm/include/llvm/Transforms/IPO/Attributor.h | 31 +- .../llvm/Transforms/Scalar/LoopPassManager.h | 7 +- llvm/include/llvm/Transforms/Utils/BuildLibCalls.h | 31 - .../llvm/Transforms/Utils/KnowledgeRetention.h | 108 - .../llvm/Transforms/Utils/SimplifyLibCalls.h | 4 - llvm/include/llvm/Transforms/Utils/SizeOpts.h | 20 +- llvm/include/llvm/module.modulemap | 4 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 7 +- llvm/lib/Analysis/ConstantFolding.cpp | 92 +- llvm/lib/Analysis/InstructionSimplify.cpp | 69 +- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 4 + llvm/lib/Analysis/MustExecute.cpp | 6 +- llvm/lib/Analysis/ScalarEvolution.cpp | 73 +- llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 67 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 52 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 34 +- llvm/lib/Analysis/ValueLattice.cpp | 12 +- llvm/lib/Analysis/ValueTracking.cpp | 45 +- llvm/lib/Analysis/VectorUtils.cpp | 9 +- llvm/lib/AsmParser/LLParser.cpp | 17 +- llvm/lib/BinaryFormat/Dwarf.cpp | 17 + llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 14 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 1 + llvm/lib/CodeGen/Analysis.cpp | 37 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 77 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 11 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 12 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 2 + llvm/lib/CodeGen/BBSectionsPrepare.cpp | 315 + llvm/lib/CodeGen/CMakeLists.txt | 5 + llvm/lib/CodeGen/CalcSpillWeights.cpp | 9 +- llvm/lib/CodeGen/CodeGen.cpp | 2 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 65 +- llvm/lib/CodeGen/CommandFlags.cpp | 588 + llvm/lib/CodeGen/ExpandMemCmp.cpp | 180 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 31 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 255 +- llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 7 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 16 - llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 5 +- llvm/lib/CodeGen/InlineSpiller.cpp | 2 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 29 + llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 12 +- llvm/lib/CodeGen/MIRPrinter.cpp | 23 +- llvm/lib/CodeGen/MIRVRegNamerUtils.cpp | 2 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 69 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 19 +- llvm/lib/CodeGen/MachineFunction.cpp | 67 +- llvm/lib/CodeGen/MachineOutliner.cpp | 106 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 50 +- llvm/lib/CodeGen/MachineSizeOpts.cpp | 47 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 51 +- llvm/lib/CodeGen/RDFGraph.cpp | 1837 ++ llvm/lib/CodeGen/RDFLiveness.cpp | 1118 + llvm/lib/CodeGen/RDFRegisters.cpp | 380 + llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 10 +- llvm/lib/CodeGen/RegAllocBase.cpp | 2 +- llvm/lib/CodeGen/RegAllocBasic.cpp | 2 +- llvm/lib/CodeGen/RegAllocGreedy.cpp | 4 +- llvm/lib/CodeGen/RegAllocPBQP.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 181 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 31 +- .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 13 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 114 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 92 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 20 +- llvm/lib/CodeGen/SjLjEHPrepare.cpp | 33 +- llvm/lib/CodeGen/Spiller.h | 43 - llvm/lib/CodeGen/StackProtector.cpp | 37 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 67 +- llvm/lib/CodeGen/TargetPassConfig.cpp | 5 +- llvm/lib/CodeGen/TargetRegisterInfo.cpp | 4 +- llvm/lib/DWARFLinker/DWARFLinker.cpp | 21 +- .../DebugInfo/CodeView/MergingTypeTableBuilder.cpp | 4 +- llvm/lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 25 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 179 +- llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 14 +- llvm/lib/DebugInfo/DWARF/DWARFUnitIndex.cpp | 12 +- llvm/lib/DebugInfo/PDB/Native/TpiStreamBuilder.cpp | 10 +- .../ExecutionEngine/ExecutionEngineBindings.cpp | 12 + .../JITLink/MachOLinkGraphBuilder.cpp | 12 +- .../JITLink/MachOLinkGraphBuilder.h | 2 + llvm/lib/ExecutionEngine/JITLink/MachO_arm64.cpp | 3 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 2 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.cpp | 4 + llvm/lib/ExecutionEngine/Orc/CMakeLists.txt | 1 + llvm/lib/ExecutionEngine/Orc/Core.cpp | 22 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 6 +- llvm/lib/ExecutionEngine/Orc/Mangling.cpp | 14 +- .../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 18 +- llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp | 80 + .../RuntimeDyld/RuntimeDyldCOFF.cpp | 36 + .../ExecutionEngine/RuntimeDyld/RuntimeDyldCOFF.h | 17 +- .../RuntimeDyld/RuntimeDyldChecker.cpp | 16 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h | 10 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFAArch64.h | 31 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFI386.h | 35 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFThumb.h | 47 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFX86_64.h | 31 +- llvm/lib/FuzzMutate/Operations.cpp | 18 +- llvm/lib/IR/AsmWriter.cpp | 2 + llvm/lib/IR/Attributes.cpp | 8 + llvm/lib/IR/AutoUpgrade.cpp | 41 + llvm/lib/IR/CMakeLists.txt | 1 + llvm/lib/IR/ConstantFold.cpp | 13 +- llvm/lib/IR/Constants.cpp | 104 +- llvm/lib/IR/DIBuilder.cpp | 9 +- llvm/lib/IR/DebugInfo.cpp | 13 +- llvm/lib/IR/DebugInfoMetadata.cpp | 38 +- llvm/lib/IR/Instructions.cpp | 112 +- llvm/lib/IR/KnowledgeRetention.cpp | 305 + llvm/lib/IR/LLVMContextImpl.h | 11 +- llvm/lib/IR/Metadata.cpp | 2 +- llvm/lib/IR/Operator.cpp | 5 + llvm/lib/IR/Type.cpp | 58 +- llvm/lib/IR/User.cpp | 7 + llvm/lib/IR/Value.cpp | 52 +- llvm/lib/IR/Verifier.cpp | 43 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCAssembler.cpp | 29 +- llvm/lib/MC/MCFragment.cpp | 8 +- llvm/lib/MC/MCInstPrinter.cpp | 26 +- llvm/lib/MC/MCMachOStreamer.cpp | 4 +- llvm/lib/MC/MCObjectStreamer.cpp | 13 +- llvm/lib/MC/MCParser/AsmParser.cpp | 8 +- llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 + llvm/lib/MC/WinCOFFObjectWriter.cpp | 49 + llvm/lib/Object/Archive.cpp | 10 +- llvm/lib/Object/ArchiveWriter.cpp | 1 + llvm/lib/Object/ELFObjectFile.cpp | 9 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 38 +- llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Support/APFloat.cpp | 64 +- llvm/lib/Support/ARMAttributeParser.cpp | 950 +- llvm/lib/Support/FoldingSet.cpp | 1 + llvm/lib/Support/Host.cpp | 13 +- llvm/lib/Support/TimeProfiler.cpp | 20 + llvm/lib/Support/Timer.cpp | 4 + llvm/lib/Support/Triple.cpp | 4 +- llvm/lib/Support/raw_ostream.cpp | 2 +- llvm/lib/Target/AArch64/AArch64.td | 17 + llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 35 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 173 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.td | 112 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 72 +- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 21 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 139 +- llvm/lib/Target/AArch64/AArch64StackTagging.cpp | 4 +- llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 5 + llvm/lib/Target/AArch64/AArch64Subtarget.h | 1 + llvm/lib/Target/AArch64/AArch64SystemOperands.td | 8 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 73 +- llvm/lib/Target/AMDGPU/AMDGPU.td | 108 +- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 49 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 44 + llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 29 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 112 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 8 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 101 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 5 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 6 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 504 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 137 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 8 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 + .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 21 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 11 +- .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 17 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 1 + .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 14 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp | 1 + llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 132 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 4 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 16 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 64 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 73 + llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 64 +- .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 166 +- llvm/lib/Target/AMDGPU/SISchedule.td | 4 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 34 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 20 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 4 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 14 + llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 28 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 29 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 341 +- llvm/lib/Target/ARM/ARMFrameLowering.h | 9 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 88 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 212 +- llvm/lib/Target/ARM/ARMISelLowering.h | 16 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 22 + llvm/lib/Target/ARM/ARMInstrMVE.td | 214 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +- llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 114 +- llvm/lib/Target/ARM/ARMPredicates.td | 120 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 61 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 27 +- llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 25 +- llvm/lib/Target/AVR/AVRISelLowering.cpp | 24 +- llvm/lib/Target/AVR/AVRInstrFormats.td | 2 +- llvm/lib/Target/AVR/AVRInstrInfo.td | 38 +- llvm/lib/Target/AVR/AVRSubtarget.cpp | 9 +- llvm/lib/Target/AVR/AVRSubtarget.h | 15 +- llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp | 68 +- llvm/lib/Target/Hexagon/CMakeLists.txt | 3 - llvm/lib/Target/Hexagon/Hexagon.td | 24 +- llvm/lib/Target/Hexagon/HexagonDepArch.td | 14 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 8 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 10 +- llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 4 + llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 59 +- llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonPatterns.td | 4 +- llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +- .../Target/Hexagon/HexagonTargetTransformInfo.cpp | 20 +- .../Target/Hexagon/HexagonTargetTransformInfo.h | 11 +- llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.h | 6 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +- llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +- llvm/lib/Target/Hexagon/RDFGraph.cpp | 1835 -- llvm/lib/Target/Hexagon/RDFLiveness.cpp | 1118 - llvm/lib/Target/Hexagon/RDFRegisters.cpp | 380 - llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 4 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 24 + .../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 12 + llvm/lib/Target/Mips/Mips.td | 35 +- llvm/lib/Target/Mips/MipsDSPInstrFormats.td | 6 +- llvm/lib/Target/Mips/MipsInstrFPU.td | 33 +- llvm/lib/Target/Mips/MipsInstrInfo.td | 90 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 6 +- llvm/lib/Target/Mips/MipsSchedule.td | 2 + llvm/lib/Target/Mips/MipsScheduleGeneric.td | 8 +- llvm/lib/Target/Mips/MipsScheduleP5600.td | 4 +- llvm/lib/Target/Mips/MipsSubtarget.h | 3 + llvm/lib/Target/Mips/MipsTargetStreamer.h | 4 + llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp | 31 +- llvm/lib/Target/PowerPC/CMakeLists.txt | 1 + .../lib/Target/PowerPC/MCTargetDesc/CMakeLists.txt | 1 - .../Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp | 16 - .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 11 +- .../PowerPC/MCTargetDesc/PPCMachObjectWriter.cpp | 380 - llvm/lib/Target/PowerPC/PPC.td | 13 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 13 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 35 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 315 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 12 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 155 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 242 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 61 +- llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 203 + llvm/lib/Target/PowerPC/PPCMacroFusion.def | 45 + llvm/lib/Target/PowerPC/PPCMacroFusion.h | 22 + llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 2 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 6 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 6 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 28 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 11 +- llvm/lib/Target/RISCV/RISCV.td | 18 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 14 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 39 +- llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 22 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.cpp | 4 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h | 2 +- llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 17 +- llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 17 +- llvm/lib/Target/RISCV/RISCVSchedule.td | 9 + llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 2 +- llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 11 +- llvm/lib/Target/Sparc/SparcInstrInfo.td | 12 +- llvm/lib/Target/SystemZ/SystemZFeatures.td | 76 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 53 +- llvm/lib/Target/SystemZ/SystemZISelLowering.h | 1 + llvm/lib/Target/SystemZ/SystemZInstrFormats.td | 51 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 115 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 10 + llvm/lib/Target/SystemZ/SystemZInstrInfo.td | 8 +- .../Target/SystemZ/SystemZTargetTransformInfo.cpp | 12 +- .../Target/SystemZ/SystemZTargetTransformInfo.h | 9 +- llvm/lib/Target/TargetLoweringObjectFile.cpp | 16 + llvm/lib/Target/VE/CMakeLists.txt | 1 - llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 - llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 - llvm/lib/Target/VE/LLVMBuild.txt | 5 +- llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 + llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +- .../VEInstPrinter.cpp | 0 .../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +- llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +- llvm/lib/Target/VE/VEInstrInfo.td | 63 +- llvm/lib/Target/VE/VETargetMachine.h | 2 + .../WebAssembly/WebAssemblyExplicitLocals.cpp | 25 +- .../WebAssembly/WebAssemblyFrameLowering.cpp | 6 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 35 +- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 22 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 296 +- llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h | 23 + .../Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp | 26 +- llvm/lib/Target/X86/X86.td | 9 +- llvm/lib/Target/X86/X86FastISel.cpp | 3 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 8 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 607 +- llvm/lib/Target/X86/X86ISelLowering.h | 15 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 13 +- llvm/lib/Target/X86/X86InstrAVX512.td | 114 +- llvm/lib/Target/X86/X86InstrCompiler.td | 33 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 489 + llvm/lib/Target/X86/X86InstrInfo.h | 29 + llvm/lib/Target/X86/X86InstrInfo.td | 14 +- llvm/lib/Target/X86/X86InstrSSE.td | 47 - llvm/lib/Target/X86/X86InstrShiftRotate.td | 70 +- .../lib/Target/X86/X86SpeculativeLoadHardening.cpp | 402 +- llvm/lib/Target/X86/X86Subtarget.h | 4 + llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 59 +- llvm/lib/Target/X86/X86TargetTransformInfo.h | 8 +- llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 9 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 252 +- llvm/lib/Transforms/IPO/FunctionImport.cpp | 2 + llvm/lib/Transforms/IPO/GlobalOpt.cpp | 2 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 2 +- llvm/lib/Transforms/IPO/StripSymbols.cpp | 8 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 40 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 33 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 44 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 10 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 18 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 6 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 4 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 62 +- .../InstCombine/InstCombineVectorOps.cpp | 13 + .../InstCombine/InstructionCombining.cpp | 35 +- llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 35 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 8 + llvm/lib/Transforms/Scalar/DivRemPairs.cpp | 2 + llvm/lib/Transforms/Scalar/Float2Int.cpp | 2 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 55 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 53 +- llvm/lib/Transforms/Scalar/LoopPassManager.cpp | 7 +- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 10 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 193 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 2 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 46 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 637 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 15 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 124 - llvm/lib/Transforms/Utils/CMakeLists.txt | 1 - llvm/lib/Transforms/Utils/InlineFunction.cpp | 6 + llvm/lib/Transforms/Utils/KnowledgeRetention.cpp | 297 - llvm/lib/Transforms/Utils/Local.cpp | 4 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 8 +- llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 7 +- llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp | 119 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 110 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 83 +- llvm/lib/Transforms/Utils/SizeOpts.cpp | 11 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 13 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 86 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 39 +- llvm/lib/Transforms/Vectorize/VPlan.h | 22 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 2 + llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 119 +- llvm/runtimes/CMakeLists.txt | 5 + .../test/Analysis/ConstantFolding/AMDGPU/cubeid.ll | 155 + .../test/Analysis/ConstantFolding/AMDGPU/cubema.ll | 155 + .../test/Analysis/ConstantFolding/AMDGPU/cubesc.ll | 155 + .../test/Analysis/ConstantFolding/AMDGPU/cubetc.ll | 155 + llvm/test/Analysis/ConstantFolding/vscale.ll | 48 + .../CostModel/ARM/mve-gather-scatter-cost.ll | 168 +- llvm/test/Analysis/CostModel/ARM/select.ll | 38 +- llvm/test/Analysis/CostModel/X86/arith-fix.ll | 8 +- llvm/test/Analysis/CostModel/X86/arith-overflow.ll | 8 +- llvm/test/Analysis/CostModel/X86/cttz.ll | 93 +- llvm/test/Analysis/CostModel/X86/fmaxnum.ll | 121 + llvm/test/Analysis/CostModel/X86/fminnum.ll | 121 + llvm/test/Analysis/CostModel/X86/trunc.ll | 4 +- .../LazyValueAnalysis/lvi-after-jumpthreading.ll | 4 +- llvm/test/Analysis/MemorySSA/scalable-vec.ll | 25 + .../Analysis/ScalarEvolution/scalable-vector.ll | 11 + llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll | 34 + llvm/test/Assembler/dbg-checksum.ll | 20 + llvm/test/Assembler/dimodule.ll | 7 +- .../Bitcode/upgrade-garbage-collection-for-objc.ll | 21 + .../upgrade-garbage-collection-for-swift.ll | 41 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 10 - .../CodeGen/AArch64/GlobalISel/legalize-undef.mir | 4 +- .../GlobalISel/load-wro-addressing-modes.mir | 7 +- .../AArch64/GlobalISel/localizer-arm64-tti.ll | 10 +- llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 56 +- .../AArch64/GlobalISel/opt-fold-and-tbz-tbnz.mir | 7 +- .../AArch64/GlobalISel/opt-fold-ext-tbz-tbnz.mir | 7 +- .../AArch64/GlobalISel/opt-fold-shift-tbz-tbnz.mir | 21 +- .../GlobalISel/prelegalizercombiner-undef.mir | 168 + .../CodeGen/AArch64/GlobalISel/subreg-copy.mir | 36 + llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll | 6 +- .../AArch64/GlobalISel/translate-constant-dag.ll | 4 +- .../AArch64/aarch64-ldst-no-premature-sp-pop.mir | 85 + llvm/test/CodeGen/AArch64/arm64-elf-calls.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-nvcast.ll | 46 +- .../AArch64/arm64-patchpoint-webkit_jscc.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-simplest-elf.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 8 +- llvm/test/CodeGen/AArch64/arm64_32.ll | 2 +- llvm/test/CodeGen/AArch64/bcmp-inline-small.ll | 31 +- llvm/test/CodeGen/AArch64/bitfield-insert-0.ll | 2 +- llvm/test/CodeGen/AArch64/callbr-asm-label.ll | 12 +- llvm/test/CodeGen/AArch64/callbr-asm-obj-file.ll | 28 +- llvm/test/CodeGen/AArch64/cpus.ll | 1 + llvm/test/CodeGen/AArch64/funnel-shift-rot.ll | 2 +- llvm/test/CodeGen/AArch64/inlineasm-ldr-pseudo.ll | 8 +- .../CodeGen/AArch64/machine-outliner-iterative.mir | 149 + .../AArch64/machine-outliner-noreturn-save-lr.mir | 8 +- .../AArch64/machine-outliner-side-effect.mir | 32 + .../AArch64/preferred-function-alignment.ll | 1 + .../CodeGen/AArch64/scalable-vector-promotion.ll | 23 + llvm/test/CodeGen/AArch64/simple-macho.ll | 2 +- llvm/test/CodeGen/AArch64/space.ll | 2 +- llvm/test/CodeGen/AArch64/stack-tagging.ll | 6 + llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll | 101 + llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll | 127 + .../AArch64/sve-intrinsics-fp-arith-merging.ll | 108 + ...e-intrinsics-gather-prefetches-scaled-offset.ll | 200 + ...nsics-gather-prefetches-vect-base-imm-offset.ll | 82 + ...ther-prefetches-vect-base-invalid-imm-offset.ll | 286 + .../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 192 + .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 273 + llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll | 42 +- llvm/test/CodeGen/AArch64/sve-intrinsics-sel.ll | 94 + llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll | 42 +- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 76 +- ...ed-non-temporal-ldst-addressing-mode-reg-reg.ll | 77 +- ...ve2-intrinsics-contiguous-conflict-detection.ll | 139 + ...trinsics-nt-gather-loads-64bit-scaled-offset.ll | 90 + ...insics-nt-scatter-stores-64bit-scaled-offset.ll | 64 + llvm/test/CodeGen/AArch64/tail-call.ll | 7 +- llvm/test/CodeGen/AArch64/tiny_model.ll | 36 +- ...g-callee-save-size-after-livedebugvariables.mir | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/add.v2i16.ll | 374 + .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 3 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 3 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 136 + .../artifact-combiner-unmerge-values.mir | 38 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 3 +- llvm/test/CodeGen/AMDGPU/GlobalISel/bswap.ll | 51 +- .../AMDGPU/GlobalISel/constant-bus-restriction.ll | 32 +- .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 104 +- .../CodeGen/AMDGPU/GlobalISel/function-returns.ll | 312 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 76 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 36 +- .../AMDGPU/GlobalISel/inst-select-ffloor.s32.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 3 +- .../AMDGPU/GlobalISel/inst-select-merge-values.mir | 24 + .../GlobalISel/inst-select-scalar-packed.xfail.mir | 184 + .../GlobalISel/inst-select-unmerge-values.mir | 29 + .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 71 + .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +- .../GlobalISel/irtranslator-function-args.ll | 142 + .../AMDGPU/GlobalISel/lds-global-non-entry-func.ll | 54 +- .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 51 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 15 + .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 52 +- .../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 9 +- .../GlobalISel/legalize-extract-vector-elt.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 60 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 6 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 6 +- .../AMDGPU/GlobalISel/legalize-fcopysign.mir | 27 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 6 +- .../AMDGPU/GlobalISel/legalize-implicit-def.mir | 41 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 16 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 995 +- .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1201 + .../legalize-llvm.amdgcn.image.dim.a16.ll | 3281 ++ .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 1272 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 613 +- .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 123 + .../legalize-llvm.amdgcn.image.load.3d.ll | 101 + .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 30 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 1201 +- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 635 +- .../AMDGPU/GlobalISel/legalize-load-global.mir | 812 +- .../AMDGPU/GlobalISel/legalize-load-local.mir | 908 +- .../AMDGPU/GlobalISel/legalize-load-private.mir | 904 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1957 +- .../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 51 +- .../CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 56 + .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 66 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 18 + .../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 55 + .../AMDGPU/GlobalISel/legalize-store-global.mir | 116 +- .../CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir | 283 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 134 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 51 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 53 +- .../llvm.amdgcn.image.gather4.a16.dim.ll | 1032 + .../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 1064 + .../GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll | 782 + .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 10 + .../AMDGPU/GlobalISel/llvm.amdgcn.s.buffer.load.ll | 600 +- .../llvm.amdgcn.struct.buffer.load.format.f16.ll | 37 + .../llvm.amdgcn.struct.buffer.load.format.ll | 22 + .../llvm.amdgcn.struct.buffer.store.format.f16.ll | 36 + .../llvm.amdgcn.struct.buffer.store.format.f32.ll | 21 + .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 68 +- llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll | 2233 ++ .../AMDGPU/GlobalISel/regbankselect-add.s16.mir | 95 + ...ankselect-add.mir => regbankselect-add.s32.mir} | 0 .../AMDGPU/GlobalISel/regbankselect-add.v2s16.mir | 83 + .../regbankselect-amdgcn.image.load.1d.ll | 16 +- .../regbankselect-amdgcn.image.sample.1d.ll | 22 +- .../regbankselect-amdgcn.s.buffer.load.ll | 124 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 25 +- .../AMDGPU/GlobalISel/regbankselect-copy.mir | 181 + .../AMDGPU/GlobalISel/regbankselect-sext.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 40 +- llvm/test/CodeGen/AMDGPU/GlobalISel/shlN_add.ll | 410 + llvm/test/CodeGen/AMDGPU/GlobalISel/trunc.ll | 68 + .../CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll | 166 +- .../AMDGPU/annotate-kernel-features-hsa-call.ll | 4 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 56 +- .../AMDGPU/atomic_optimizations_pixelshader.ll | 446 +- .../AMDGPU/build-vector-packed-partial-undef.ll | 10 +- llvm/test/CodeGen/AMDGPU/bypass-div.ll | 148 +- llvm/test/CodeGen/AMDGPU/call-encoding.ll | 6 +- .../AMDGPU/callee-special-input-sgprs-fixed-abi.ll | 343 + .../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 29 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 470 +- llvm/test/CodeGen/AMDGPU/code-object-v3.ll | 2 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 39 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.mir | 581 +- llvm/test/CodeGen/AMDGPU/elf.ll | 2 +- llvm/test/CodeGen/AMDGPU/elf.r600.ll | 2 +- .../CodeGen/AMDGPU/fcanonicalize-elimination.ll | 4 +- llvm/test/CodeGen/AMDGPU/fshl.ll | 569 + llvm/test/CodeGen/AMDGPU/fshr.ll | 504 + llvm/test/CodeGen/AMDGPU/function-returns.ll | 48 + .../CodeGen/AMDGPU/indirect-addressing-term.ll | 8 +- llvm/test/CodeGen/AMDGPU/indirect-call.ll | 201 + .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 5 +- .../CodeGen/AMDGPU/lds-global-non-entry-func.ll | 41 +- .../CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.f16.ll | 7 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll | 9 +- .../CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll | 37 +- .../llvm.amdgcn.struct.buffer.load.format.d16.ll | 10 + .../llvm.amdgcn.struct.buffer.load.format.ll | 11 + .../llvm.amdgcn.struct.buffer.store.format.d16.ll | 11 + .../llvm.amdgcn.struct.buffer.store.format.ll | 10 + llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 819 +- llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 38 +- .../AMDGPU/macro-fusion-cluster-vcc-uses.mir | 26 + llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 6 +- .../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 40 + llvm/test/CodeGen/AMDGPU/nop-data.ll | 6 +- llvm/test/CodeGen/AMDGPU/permute.ll | 3 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 10 +- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 20 +- .../CodeGen/AMDGPU/sext-divergence-driven-isel.ll | 91 + llvm/test/CodeGen/AMDGPU/shift-i128.ll | 8 +- llvm/test/CodeGen/AMDGPU/srem64.ll | 178 +- llvm/test/CodeGen/AMDGPU/sub-zext-cc-zext-cc.ll | 6 +- llvm/test/CodeGen/AMDGPU/udiv64.ll | 30 +- .../AMDGPU/uniform-work-group-attribute-missing.ll | 5 +- .../uniform-work-group-nested-function-calls.ll | 5 +- ...orm-work-group-prevent-attribute-propagation.ll | 7 +- .../uniform-work-group-propagate-attribute.ll | 6 +- .../AMDGPU/uniform-work-group-recursion-test.ll | 5 +- .../test/CodeGen/AMDGPU/uniform-work-group-test.ll | 2 +- llvm/test/CodeGen/AMDGPU/update-phi.ll | 2 - llvm/test/CodeGen/AMDGPU/urem64.ll | 136 +- llvm/test/CodeGen/AMDGPU/wave32.ll | 8 +- llvm/test/CodeGen/AMDGPU/wqm.mir | 35 + llvm/test/CodeGen/ARM/2012-08-30-select.ll | 2 +- .../CodeGen/ARM/Windows/chkstk-movw-movt-isel.ll | 2 +- llvm/test/CodeGen/ARM/Windows/division-range.ll | 2 +- .../test/CodeGen/ARM/Windows/trivial-gnu-object.ll | 2 +- llvm/test/CodeGen/ARM/build-attributes-fn-attr4.ll | 2 +- llvm/test/CodeGen/ARM/build-attributes-fn-attr5.ll | 2 +- llvm/test/CodeGen/ARM/build-attributes-fn-attr6.ll | 6 +- llvm/test/CodeGen/ARM/clang-section.ll | 8 +- llvm/test/CodeGen/ARM/fp16-fullfp16.ll | 8 +- llvm/test/CodeGen/ARM/fp16-promote.ll | 8 +- llvm/test/CodeGen/ARM/fp16-vminmaxnm-safe.ll | 409 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 183 + llvm/test/CodeGen/ARM/inlineasm-ldr-pseudo.ll | 2 +- .../ARM/inlineasm-switch-mode-oneway-from-arm.ll | 2 +- .../ARM/inlineasm-switch-mode-oneway-from-thumb.ll | 2 +- .../CodeGen/ARM/ipra-extra-spills-exceptions.ll | 149 + llvm/test/CodeGen/ARM/ipra-extra-spills.ll | 406 + llvm/test/CodeGen/ARM/krait-cpu-div-attribute.ll | 4 +- llvm/test/CodeGen/ARM/local-call.ll | 2 +- llvm/test/CodeGen/ARM/lower-vmax.ll | 25 + llvm/test/CodeGen/ARM/shift_parts.ll | 261 - .../test/CodeGen/ARM/softfp-constant-comparison.ll | 2 +- llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 614 +- llvm/test/CodeGen/ARM/thumb1-varalloc.ll | 10 +- llvm/test/CodeGen/ARM/trap.ll | 12 +- llvm/test/CodeGen/ARM/vminmax.ll | 8 +- llvm/test/CodeGen/ARM/wrong-t2stmia-size-opt.ll | 4 +- llvm/test/CodeGen/BPF/objdump_cond_op.ll | 6 +- llvm/test/CodeGen/BPF/objdump_cond_op_2.ll | 6 +- llvm/test/CodeGen/BPF/objdump_imm_hex.ll | 2 +- llvm/test/CodeGen/BPF/objdump_two_funcs.ll | 4 +- llvm/test/CodeGen/Generic/csw-debug-assert.ll | 64 + llvm/test/CodeGen/Hexagon/S3_2op.ll | 48 +- llvm/test/CodeGen/Hexagon/bug18008.ll | 2 +- llvm/test/CodeGen/Hexagon/expand-copyw-undef.mir | 16 + llvm/test/CodeGen/Hexagon/funnel-shift.ll | 16 + llvm/test/CodeGen/Hexagon/v60small.ll | 2 +- llvm/test/CodeGen/Hexagon/vect-regpairs.ll | 4 +- llvm/test/CodeGen/Hexagon/vrcmpys.ll | 10 +- .../MIR/AArch64/mir-canon-constant-pool-hash.mir | 20 + llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 4 +- .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 +- .../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 78 +- .../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 3 +- .../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 3 +- .../Mips/GlobalISel/legalizer/zext_and_sext.mir | 3 +- .../GlobalISel/llvm-ir/zextLoad_and_sextLoad.ll | 3 +- .../Mips/GlobalISel/llvm-ir/zext_and_sext.ll | 3 +- llvm/test/CodeGen/Mips/cconv/callee-saved-float.ll | 2 +- .../CodeGen/Mips/compactbranches/no-beqzc-bnezc.ll | 8 +- llvm/test/CodeGen/Mips/dsp-spill-reload.ll | 2 +- llvm/test/CodeGen/Mips/micromips-atomic1.ll | 2 +- llvm/test/CodeGen/Mips/micromips-b-range.ll | 2 +- llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +- llvm/test/CodeGen/Mips/micromips-sw.ll | 4 +- .../CodeGen/Mips/tailcall/tailcall-wrong-isa.ll | 20 +- .../test/CodeGen/Mips/unaligned-memops-mapping.mir | 6 +- llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 2 +- llvm/test/CodeGen/PowerPC/2016-04-28-setjmp.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-AppendingLinkage.ll | 21 + .../test/CodeGen/PowerPC/aix-LinkOnceODRLinkage.ll | 13 + llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 16 - llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 1026 +- .../CodeGen/PowerPC/aix-cc-byval-limitation1.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation2.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation3.ll | 16 + llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 206 + llvm/test/CodeGen/PowerPC/aix-indirect-call.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-print-pc.mir | 31 + llvm/test/CodeGen/PowerPC/aix-return55.ll | 10 +- .../CodeGen/PowerPC/aix-user-defined-memcpy.ll | 4 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-const.ll | 4 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-str.ll | 6 +- llvm/test/CodeGen/PowerPC/aix-xcoff-reloc.ll | 16 +- llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll | 16 +- .../CodeGen/PowerPC/aix-xcoff-textdisassembly.ll | 4 +- llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll | 146 + llvm/test/CodeGen/PowerPC/alignlongjumptest.mir | 4 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 54 + llvm/test/CodeGen/PowerPC/early-ret.mir | 146 + llvm/test/CodeGen/PowerPC/fma-precision.ll | 163 + llvm/test/CodeGen/PowerPC/fp-strict-f128.ll | 55 + llvm/test/CodeGen/PowerPC/fp-strict.ll | 413 + llvm/test/CodeGen/PowerPC/ifcvt.mir | 53 + llvm/test/CodeGen/PowerPC/macro-fusion.ll | 21 + .../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 60 +- llvm/test/CodeGen/PowerPC/memcmp-mergeexpand.ll | 4 +- llvm/test/CodeGen/PowerPC/memcmpIR.ll | 4 +- .../CodeGen/PowerPC/ppc32-i64-to-float-conv.ll | 24 + llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 6 +- llvm/test/CodeGen/PowerPC/recipest.ll | 474 +- llvm/test/CodeGen/PowerPC/rotl-2.ll | 23 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 96 +- llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll | 60 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 32 +- llvm/test/CodeGen/RISCV/compress-float.ll | 10 +- llvm/test/CodeGen/RISCV/compress-inline-asm.ll | 4 +- llvm/test/CodeGen/RISCV/compress.ll | 22 +- llvm/test/CodeGen/RISCV/option-norelax.ll | 2 +- llvm/test/CodeGen/RISCV/option-norvc.ll | 4 +- llvm/test/CodeGen/RISCV/option-relax.ll | 2 +- llvm/test/CodeGen/RISCV/option-rvc.ll | 4 +- llvm/test/CodeGen/SystemZ/cond-move-10.ll | 100 + llvm/test/CodeGen/SystemZ/int-cmp-56.mir | 323 + llvm/test/CodeGen/SystemZ/rot-01.ll | 15 +- llvm/test/CodeGen/SystemZ/rot-02.ll | 34 +- llvm/test/CodeGen/SystemZ/rot-shift-64-sub-amt.ll | 53 +- llvm/test/CodeGen/SystemZ/shift-01.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-02.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-03.ll | 62 +- llvm/test/CodeGen/SystemZ/shift-04.ll | 126 +- llvm/test/CodeGen/SystemZ/shift-05.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-06.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-07.ll | 78 +- llvm/test/CodeGen/SystemZ/shift-08.ll | 85 +- llvm/test/CodeGen/SystemZ/shift-09.ll | 31 +- llvm/test/CodeGen/SystemZ/shift-10.ll | 50 +- llvm/test/CodeGen/SystemZ/shift-11.ll | 49 +- llvm/test/CodeGen/SystemZ/shift-12.ll | 81 +- llvm/test/CodeGen/SystemZ/vec-move-23.ll | 131 + llvm/test/CodeGen/Thumb/large-stack.ll | 18 +- .../Thumb2/LowOverheadLoops/invariant-qreg.mir | 473 + .../LowOverheadLoops/predicated-invariant.mir | 156 + .../Thumb2/LowOverheadLoops/unpredicated-max.mir | 150 + .../test/CodeGen/Thumb2/LowOverheadLoops/vaddv.mir | 3011 ++ llvm/test/CodeGen/Thumb2/fir.ll | 53 + llvm/test/CodeGen/Thumb2/ifcvt-minsize.ll | 13 +- llvm/test/CodeGen/Thumb2/mve-fmas.ll | 198 + .../Thumb2/mve-intrinsics/longshift-const.ll | 396 + .../Thumb2/mve-intrinsics/longshift-demand.ll | 876 + llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll | 833 + llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll | 589 + llvm/test/CodeGen/Thumb2/mve-vmull.ll | 130 + llvm/test/CodeGen/Thumb2/shift_parts.ll | 509 + llvm/test/CodeGen/Thumb2/thumb2-ror.ll | 31 +- llvm/test/CodeGen/VE/sjlj_except.ll | 32 + llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll | 128 + llvm/test/CodeGen/X86/2014-08-29-CompactUnwind.ll | 4 +- .../X86/align-branch-boundary-suppressions.ll | 6 +- llvm/test/CodeGen/X86/avg.ll | 935 +- llvm/test/CodeGen/X86/avx512-calling-conv.ll | 960 + llvm/test/CodeGen/X86/avx512-insert-extract.ll | 7 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 40 +- llvm/test/CodeGen/X86/avx512-vec3-crash.ll | 2 +- llvm/test/CodeGen/X86/avx512vbmi2-funnel-shifts.ll | 36 +- .../CodeGen/X86/avx512vbmi2vl-funnel-shifts.ll | 72 +- llvm/test/CodeGen/X86/basicblock-sections-cold.ll | 41 + .../CodeGen/X86/basicblock-sections-directjumps.ll | 38 + llvm/test/CodeGen/X86/basicblock-sections-eh.ll | 84 + .../test/CodeGen/X86/basicblock-sections-labels.ll | 33 + llvm/test/CodeGen/X86/basicblock-sections-list.ll | 76 + .../test/CodeGen/X86/basicblock-sections-listbb.ll | 38 + .../CodeGen/X86/basicblock-sections-mir-parse.mir | 131 + .../CodeGen/X86/basicblock-sections-mir-print.ll | 32 + llvm/test/CodeGen/X86/basicblock-sections.ll | 36 + .../CodeGen/X86/bitcast-int-to-vector-bool-sext.ll | 11 +- .../CodeGen/X86/bitcast-int-to-vector-bool-zext.ll | 11 +- .../test/CodeGen/X86/bitcast-int-to-vector-bool.ll | 2 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 6 +- .../CodeGen/X86/broadcast-elm-cross-splat-vec.ll | 14 +- llvm/test/CodeGen/X86/buildvec-extract.ll | 88 +- llvm/test/CodeGen/X86/buildvec-insertvec.ll | 2 - llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/callbr-asm-branch-folding.ll | 23 +- llvm/test/CodeGen/X86/callbr-asm-obj-file.ll | 4 +- llvm/test/CodeGen/X86/callbr-asm.ll | 17 +- llvm/test/CodeGen/X86/clear-highbits.ll | 577 +- llvm/test/CodeGen/X86/clear-lowbits.ll | 158 +- llvm/test/CodeGen/X86/clz.ll | 964 +- llvm/test/CodeGen/X86/combine-rotates.ll | 66 +- llvm/test/CodeGen/X86/compact-unwind.ll | 8 +- .../test/CodeGen/X86/const-shift-of-constmasked.ll | 10 +- llvm/test/CodeGen/X86/extract-bits.ll | 464 +- llvm/test/CodeGen/X86/extract-concat.ll | 4 - llvm/test/CodeGen/X86/extract-lowbits.ll | 489 +- llvm/test/CodeGen/X86/fmaxnum.ll | 340 +- llvm/test/CodeGen/X86/fminnum.ll | 340 +- llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +- llvm/test/CodeGen/X86/fshl.ll | 127 +- llvm/test/CodeGen/X86/fshr.ll | 148 +- llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 52 +- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 52 +- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 64 +- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 52 +- llvm/test/CodeGen/X86/implicit-faultmap.ll | 4 +- .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 + llvm/test/CodeGen/X86/insertelement-ones.ll | 18 +- llvm/test/CodeGen/X86/insertelement-shuffle.ll | 5 +- llvm/test/CodeGen/X86/known-bits.ll | 2 +- llvm/test/CodeGen/X86/load-partial.ll | 16 +- llvm/test/CodeGen/X86/madd.ll | 15 +- llvm/test/CodeGen/X86/masked_store_trunc.ll | 9 +- llvm/test/CodeGen/X86/memcmp-constant.ll | 123 + llvm/test/CodeGen/X86/memcmp-more-load-pairs.ll | 345 +- llvm/test/CodeGen/X86/memcmp-optsize.ll | 40 +- llvm/test/CodeGen/X86/memcmp-pgso.ll | 40 +- llvm/test/CodeGen/X86/memcmp.ll | 204 +- llvm/test/CodeGen/X86/mingw-comdats-xdata.ll | 2 +- llvm/test/CodeGen/X86/mingw-comdats.ll | 2 +- llvm/test/CodeGen/X86/movmsk-cmp.ll | 85 +- llvm/test/CodeGen/X86/packss.ll | 43 +- llvm/test/CodeGen/X86/patchable-prologue.ll | 6 +- llvm/test/CodeGen/X86/pow.ll | 72 +- llvm/test/CodeGen/X86/pr30562.ll | 12 +- llvm/test/CodeGen/X86/pr31956.ll | 5 +- llvm/test/CodeGen/X86/pr34592.ll | 49 +- llvm/test/CodeGen/X86/pshufb-mask-comments.ll | 2 +- llvm/test/CodeGen/X86/sadd_sat_vec.ll | 252 +- llvm/test/CodeGen/X86/scalar_widen_div.ll | 4 +- llvm/test/CodeGen/X86/sdiv_fix.ll | 215 +- llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 473 +- llvm/test/CodeGen/X86/shift-by-signext.ll | 4 +- llvm/test/CodeGen/X86/shift-combine.ll | 1 - llvm/test/CodeGen/X86/shift-double-x86_64.ll | 2 - llvm/test/CodeGen/X86/shift-double.ll | 10 +- llvm/test/CodeGen/X86/shift-parts.ll | 11 +- llvm/test/CodeGen/X86/shrink_vmul.ll | 32 +- llvm/test/CodeGen/X86/sqrt-fastmath-mir.ll | 73 +- llvm/test/CodeGen/X86/sqrt-fastmath.ll | 57 +- llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +- llvm/test/CodeGen/X86/ssub_sat_vec.ll | 262 +- llvm/test/CodeGen/X86/stack-folding-avx512bf16.ll | 12 +- llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 + .../CodeGen/X86/statepoint-duplicates-export.ll | 77 + llvm/test/CodeGen/X86/statepoint-stackmap-size.ll | 22 + llvm/test/CodeGen/X86/uadd_sat_vec.ll | 188 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 6 +- llvm/test/CodeGen/X86/usub_sat_vec.ll | 105 +- llvm/test/CodeGen/X86/var-permute-128.ll | 2 +- llvm/test/CodeGen/X86/var-permute-512.ll | 16 +- llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 22 +- llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 12 +- llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 24 +- llvm/test/CodeGen/X86/vec_set-A.ll | 2 +- llvm/test/CodeGen/X86/vec_set-B.ll | 2 +- llvm/test/CodeGen/X86/vector-bitreverse.ll | 2 +- llvm/test/CodeGen/X86/vector-extend-inreg.ll | 7 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 12 +- llvm/test/CodeGen/X86/vector-fshl-512.ll | 8 +- llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 70 +- llvm/test/CodeGen/X86/vector-fshr-256.ll | 12 +- llvm/test/CodeGen/X86/vector-fshr-512.ll | 8 +- llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 58 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll | 8 +- llvm/test/CodeGen/X86/vector-lzcnt-128.ll | 12 +- llvm/test/CodeGen/X86/vector-mul.ll | 136 +- llvm/test/CodeGen/X86/vector-reduce-add.ll | 321 +- llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-reduce-and.ll | 342 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 105 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-reduce-or.ll | 342 +- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 48 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 48 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 149 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 141 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-reduce-xor.ll | 342 +- llvm/test/CodeGen/X86/vector-sext.ll | 5 +- llvm/test/CodeGen/X86/vector-shift-ashr-256.ll | 8 +- llvm/test/CodeGen/X86/vector-shift-lshr-256.ll | 10 +- llvm/test/CodeGen/X86/vector-shift-lshr-512.ll | 4 +- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 74 + llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 207 + llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 251 +- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 24 +- llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 91 + llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 38 +- .../CodeGen/X86/vector-shuffle-combining-avx.ll | 12 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 3 +- llvm/test/CodeGen/X86/vector-trunc-math.ll | 15 +- llvm/test/CodeGen/X86/vector-trunc.ll | 12 +- llvm/test/CodeGen/X86/vector-tzcnt-128.ll | 24 +- llvm/test/CodeGen/X86/vselect-constants.ll | 39 + llvm/test/CodeGen/X86/widen_bitops-0.ll | 12 +- .../X86/x86-64-double-precision-shift-left.ll | 8 +- .../CodeGen/X86/x86-64-double-shifts-Oz-Os-O2.ll | 4 +- llvm/test/CodeGen/X86/xray-section-group.ll | 2 +- llvm/test/DebugInfo/AArch64/big-endian-dump.ll | 2 +- .../DebugInfo/AArch64/call-site-info-output.ll | 2 +- .../AArch64/dbgcall-site-float-entry-value.ll | 49 + llvm/test/DebugInfo/AArch64/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/AMDGPU/print-reg-name.s | 12 +- llvm/test/DebugInfo/AMDGPU/register-mapping.s | 37 - llvm/test/DebugInfo/ARM/big-endian-dump.ll | 2 +- llvm/test/DebugInfo/ARM/call-site-info-output.ll | 2 +- llvm/test/DebugInfo/ARM/little-endian-dump.ll | 2 +- llvm/test/DebugInfo/COFF/no-cus.ll | 2 +- .../MIR/AArch64/dbgcall-site-expr-chain.mir | 2 +- .../MIR/AArch64/dbgcall-site-expr-entry-value.mir | 2 +- .../MIR/AArch64/dbgcall-site-interpret-movzxi.mir | 2 +- .../MIR/AArch64/dbgcall-site-interpretation.mir | 2 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../MIR/AArch64/implicit-def-dead-scope.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +- .../MIR/ARM/dbgcall-site-interpretation.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 2 +- .../MIR/ARM/dbgcallsite-noreg-is-imm-check.mir | 2 +- .../MIR/ARM/if-coverter-call-site-info.mir | 2 +- .../dbgcall-site-instr-before-bundled-call.mir | 2 +- .../live-debug-values-bundled-entry-values.mir | 2 +- llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 +- llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 6 +- .../DebugInfo/MIR/X86/call-site-param-mov16.mir | 59 + .../DebugInfo/MIR/X86/callsite-stack-value.mir | 68 + .../dbg-call-site-spilled-arg-multiple-defs.mir | 2 +- .../MIR/X86/dbg-call-site-spilled-arg.mir | 2 +- .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 2 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 2 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- llvm/test/DebugInfo/RISCV/dwarf-riscv-relocs.ll | 4 +- llvm/test/DebugInfo/Sparc/gnu-window-save.ll | 4 +- llvm/test/DebugInfo/X86/DIModule.ll | 3 +- .../test/DebugInfo/X86/DW_AT_location-reference.ll | 4 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- .../DebugInfo/X86/debug-cu-index-unknown-section.s | 14 +- llvm/test/DebugInfo/X86/split-dwarf-sysroot.ll | 4 +- ...m64_relocations.s => MachO_arm64_relocations.s} | 0 .../X86/Inputs/MachO_global_linker_private_def.s | 12 + .../X86/Inputs/MachO_internal_linker_private_def.s | 12 + .../JITLink/X86/Inputs/MachO_weak_defs_extra.s | 19 + .../JITLink/X86/MachO_linker_private_symbols.s | 22 + .../JITLink/X86/MachO_weak_definitions.s | 39 + .../ExecutionEngine/OrcLazy/minimal-throw-catch.ll | 58 + .../ExecutionEngine/RuntimeDyld/ARM/COFF_Thumb.s | 61 +- .../ExecutionEngine/RuntimeDyld/X86/COFF_i386.s | 43 +- .../ExecutionEngine/RuntimeDyld/X86/COFF_x86_64.s | 37 +- llvm/test/IR/assume-builder.ll | 66 + llvm/test/LTO/Resolution/X86/asm-output.ll | 2 +- .../LTO/Resolution/X86/not-prevailing-alias.ll | 2 +- .../LTO/Resolution/X86/not-prevailing-variables.ll | 10 +- llvm/test/LTO/Resolution/X86/not-prevailing.ll | 2 +- llvm/test/LTO/X86/codemodel-1.ll | 2 +- llvm/test/LTO/X86/codemodel-2.ll | 2 +- llvm/test/LTO/X86/llvm-lto-output.ll | 2 +- llvm/test/Linker/Inputs/empty-objc.ll | 14 + llvm/test/Linker/empty-swift.ll | 42 + llvm/test/MC/AArch64/SVE/abs.s | 2 +- llvm/test/MC/AArch64/SVE/add.s | 2 +- llvm/test/MC/AArch64/SVE/addpl.s | 2 +- llvm/test/MC/AArch64/SVE/addvl.s | 2 +- llvm/test/MC/AArch64/SVE/adr.s | 2 +- llvm/test/MC/AArch64/SVE/and.s | 2 +- llvm/test/MC/AArch64/SVE/ands.s | 2 +- llvm/test/MC/AArch64/SVE/andv.s | 2 +- llvm/test/MC/AArch64/SVE/asr.s | 2 +- llvm/test/MC/AArch64/SVE/asrd.s | 2 +- llvm/test/MC/AArch64/SVE/asrr.s | 2 +- llvm/test/MC/AArch64/SVE/bic.s | 2 +- llvm/test/MC/AArch64/SVE/bics.s | 2 +- llvm/test/MC/AArch64/SVE/brka.s | 2 +- llvm/test/MC/AArch64/SVE/brkas.s | 2 +- llvm/test/MC/AArch64/SVE/brkb.s | 2 +- llvm/test/MC/AArch64/SVE/brkbs.s | 2 +- llvm/test/MC/AArch64/SVE/brkn.s | 2 +- llvm/test/MC/AArch64/SVE/brkns.s | 2 +- llvm/test/MC/AArch64/SVE/brkpa.s | 2 +- llvm/test/MC/AArch64/SVE/brkpas.s | 2 +- llvm/test/MC/AArch64/SVE/brkpb.s | 2 +- llvm/test/MC/AArch64/SVE/brkpbs.s | 2 +- llvm/test/MC/AArch64/SVE/clasta.s | 2 +- llvm/test/MC/AArch64/SVE/clastb.s | 2 +- llvm/test/MC/AArch64/SVE/cls.s | 2 +- llvm/test/MC/AArch64/SVE/clz.s | 2 +- llvm/test/MC/AArch64/SVE/cmpeq.s | 2 +- llvm/test/MC/AArch64/SVE/cmpge.s | 2 +- llvm/test/MC/AArch64/SVE/cmpgt.s | 2 +- llvm/test/MC/AArch64/SVE/cmphi.s | 2 +- llvm/test/MC/AArch64/SVE/cmphs.s | 2 +- llvm/test/MC/AArch64/SVE/cmple.s | 2 +- llvm/test/MC/AArch64/SVE/cmplo.s | 2 +- llvm/test/MC/AArch64/SVE/cmpls.s | 2 +- llvm/test/MC/AArch64/SVE/cmplt.s | 2 +- llvm/test/MC/AArch64/SVE/cmpne.s | 2 +- llvm/test/MC/AArch64/SVE/cnot.s | 2 +- llvm/test/MC/AArch64/SVE/cnt.s | 2 +- llvm/test/MC/AArch64/SVE/cntb.s | 2 +- llvm/test/MC/AArch64/SVE/cntd.s | 2 +- llvm/test/MC/AArch64/SVE/cnth.s | 2 +- llvm/test/MC/AArch64/SVE/cntp.s | 2 +- llvm/test/MC/AArch64/SVE/cntw.s | 2 +- llvm/test/MC/AArch64/SVE/compact.s | 2 +- llvm/test/MC/AArch64/SVE/cpy.s | 2 +- llvm/test/MC/AArch64/SVE/ctermeq.s | 2 +- llvm/test/MC/AArch64/SVE/ctermne.s | 2 +- llvm/test/MC/AArch64/SVE/decb.s | 2 +- llvm/test/MC/AArch64/SVE/decd.s | 2 +- llvm/test/MC/AArch64/SVE/dech.s | 2 +- llvm/test/MC/AArch64/SVE/decp.s | 2 +- llvm/test/MC/AArch64/SVE/decw.s | 2 +- llvm/test/MC/AArch64/SVE/dup.s | 2 +- llvm/test/MC/AArch64/SVE/dupm.s | 2 +- llvm/test/MC/AArch64/SVE/eon.s | 2 +- llvm/test/MC/AArch64/SVE/eor.s | 2 +- llvm/test/MC/AArch64/SVE/eors.s | 2 +- llvm/test/MC/AArch64/SVE/eorv.s | 2 +- llvm/test/MC/AArch64/SVE/ext.s | 2 +- llvm/test/MC/AArch64/SVE/fabd.s | 2 +- llvm/test/MC/AArch64/SVE/fabs.s | 2 +- llvm/test/MC/AArch64/SVE/facge.s | 2 +- llvm/test/MC/AArch64/SVE/facgt.s | 2 +- llvm/test/MC/AArch64/SVE/facle.s | 2 +- llvm/test/MC/AArch64/SVE/faclt.s | 2 +- llvm/test/MC/AArch64/SVE/fadd.s | 2 +- llvm/test/MC/AArch64/SVE/fadda.s | 2 +- llvm/test/MC/AArch64/SVE/faddv.s | 2 +- llvm/test/MC/AArch64/SVE/fcadd.s | 2 +- llvm/test/MC/AArch64/SVE/fcmeq.s | 2 +- llvm/test/MC/AArch64/SVE/fcmge.s | 2 +- llvm/test/MC/AArch64/SVE/fcmgt.s | 2 +- llvm/test/MC/AArch64/SVE/fcmla.s | 2 +- llvm/test/MC/AArch64/SVE/fcmle.s | 2 +- llvm/test/MC/AArch64/SVE/fcmlt.s | 2 +- llvm/test/MC/AArch64/SVE/fcmne.s | 2 +- llvm/test/MC/AArch64/SVE/fcmuo.s | 2 +- llvm/test/MC/AArch64/SVE/fcpy.s | 2 +- llvm/test/MC/AArch64/SVE/fcvt.s | 2 +- llvm/test/MC/AArch64/SVE/fcvtzs.s | 2 +- llvm/test/MC/AArch64/SVE/fcvtzu.s | 2 +- llvm/test/MC/AArch64/SVE/fdiv.s | 2 +- llvm/test/MC/AArch64/SVE/fdivr.s | 2 +- llvm/test/MC/AArch64/SVE/fdup.s | 2 +- llvm/test/MC/AArch64/SVE/fexpa.s | 2 +- llvm/test/MC/AArch64/SVE/fmad.s | 2 +- llvm/test/MC/AArch64/SVE/fmax.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxnm.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxnmv.s | 2 +- llvm/test/MC/AArch64/SVE/fmaxv.s | 2 +- llvm/test/MC/AArch64/SVE/fmin.s | 2 +- llvm/test/MC/AArch64/SVE/fminnm.s | 2 +- llvm/test/MC/AArch64/SVE/fminnmv.s | 2 +- llvm/test/MC/AArch64/SVE/fminv.s | 2 +- llvm/test/MC/AArch64/SVE/fmla.s | 2 +- llvm/test/MC/AArch64/SVE/fmls.s | 2 +- llvm/test/MC/AArch64/SVE/fmov.s | 2 +- llvm/test/MC/AArch64/SVE/fmsb.s | 2 +- llvm/test/MC/AArch64/SVE/fmul.s | 2 +- llvm/test/MC/AArch64/SVE/fmulx.s | 2 +- llvm/test/MC/AArch64/SVE/fneg.s | 2 +- llvm/test/MC/AArch64/SVE/fnmad.s | 2 +- llvm/test/MC/AArch64/SVE/fnmla.s | 2 +- llvm/test/MC/AArch64/SVE/fnmls.s | 2 +- llvm/test/MC/AArch64/SVE/fnmsb.s | 2 +- llvm/test/MC/AArch64/SVE/frecpe.s | 2 +- llvm/test/MC/AArch64/SVE/frecps.s | 2 +- llvm/test/MC/AArch64/SVE/frecpx.s | 2 +- llvm/test/MC/AArch64/SVE/frinta.s | 2 +- llvm/test/MC/AArch64/SVE/frinti.s | 2 +- llvm/test/MC/AArch64/SVE/frintm.s | 2 +- llvm/test/MC/AArch64/SVE/frintn.s | 2 +- llvm/test/MC/AArch64/SVE/frintp.s | 2 +- llvm/test/MC/AArch64/SVE/frintx.s | 2 +- llvm/test/MC/AArch64/SVE/frintz.s | 2 +- llvm/test/MC/AArch64/SVE/frsqrte.s | 2 +- llvm/test/MC/AArch64/SVE/frsqrts.s | 2 +- llvm/test/MC/AArch64/SVE/fscale.s | 2 +- llvm/test/MC/AArch64/SVE/fsqrt.s | 2 +- llvm/test/MC/AArch64/SVE/fsub.s | 2 +- llvm/test/MC/AArch64/SVE/fsubr.s | 2 +- llvm/test/MC/AArch64/SVE/ftmad.s | 2 +- llvm/test/MC/AArch64/SVE/ftsmul.s | 2 +- llvm/test/MC/AArch64/SVE/ftssel.s | 2 +- llvm/test/MC/AArch64/SVE/incb.s | 2 +- llvm/test/MC/AArch64/SVE/incd.s | 2 +- llvm/test/MC/AArch64/SVE/inch.s | 2 +- llvm/test/MC/AArch64/SVE/incp.s | 2 +- llvm/test/MC/AArch64/SVE/incw.s | 2 +- llvm/test/MC/AArch64/SVE/index.s | 2 +- llvm/test/MC/AArch64/SVE/insr.s | 2 +- llvm/test/MC/AArch64/SVE/lasta.s | 2 +- llvm/test/MC/AArch64/SVE/lastb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1b.s | 2 +- llvm/test/MC/AArch64/SVE/ld1d.s | 2 +- llvm/test/MC/AArch64/SVE/ld1h.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rd.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqd.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rqw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rsw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1rw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ld1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ld1w.s | 2 +- llvm/test/MC/AArch64/SVE/ld2b.s | 2 +- llvm/test/MC/AArch64/SVE/ld2d.s | 2 +- llvm/test/MC/AArch64/SVE/ld2h.s | 2 +- llvm/test/MC/AArch64/SVE/ld2w.s | 2 +- llvm/test/MC/AArch64/SVE/ld3b.s | 2 +- llvm/test/MC/AArch64/SVE/ld3d.s | 2 +- llvm/test/MC/AArch64/SVE/ld3h.s | 2 +- llvm/test/MC/AArch64/SVE/ld3w.s | 2 +- llvm/test/MC/AArch64/SVE/ld4b.s | 2 +- llvm/test/MC/AArch64/SVE/ld4d.s | 2 +- llvm/test/MC/AArch64/SVE/ld4h.s | 2 +- llvm/test/MC/AArch64/SVE/ld4w.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ldff1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sb.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sh.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1sw.s | 2 +- llvm/test/MC/AArch64/SVE/ldnf1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1b.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1d.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1h.s | 2 +- llvm/test/MC/AArch64/SVE/ldnt1w.s | 2 +- llvm/test/MC/AArch64/SVE/ldr.s | 2 +- llvm/test/MC/AArch64/SVE/lsl.s | 2 +- llvm/test/MC/AArch64/SVE/lslr.s | 2 +- llvm/test/MC/AArch64/SVE/lsr.s | 2 +- llvm/test/MC/AArch64/SVE/lsrr.s | 2 +- llvm/test/MC/AArch64/SVE/mad.s | 2 +- llvm/test/MC/AArch64/SVE/mla.s | 2 +- llvm/test/MC/AArch64/SVE/mls.s | 2 +- llvm/test/MC/AArch64/SVE/mov.s | 2 +- llvm/test/MC/AArch64/SVE/movprfx.s | 2 +- llvm/test/MC/AArch64/SVE/movs.s | 2 +- llvm/test/MC/AArch64/SVE/msb.s | 2 +- llvm/test/MC/AArch64/SVE/mul.s | 2 +- llvm/test/MC/AArch64/SVE/nand.s | 2 +- llvm/test/MC/AArch64/SVE/nands.s | 2 +- llvm/test/MC/AArch64/SVE/neg.s | 2 +- llvm/test/MC/AArch64/SVE/nor.s | 2 +- llvm/test/MC/AArch64/SVE/nors.s | 2 +- llvm/test/MC/AArch64/SVE/not.s | 2 +- llvm/test/MC/AArch64/SVE/nots.s | 2 +- llvm/test/MC/AArch64/SVE/orn.s | 2 +- llvm/test/MC/AArch64/SVE/orns.s | 2 +- llvm/test/MC/AArch64/SVE/orr.s | 2 +- llvm/test/MC/AArch64/SVE/orrs.s | 2 +- llvm/test/MC/AArch64/SVE/orv.s | 2 +- llvm/test/MC/AArch64/SVE/pfalse.s | 2 +- llvm/test/MC/AArch64/SVE/pfirst.s | 2 +- llvm/test/MC/AArch64/SVE/pnext.s | 2 +- llvm/test/MC/AArch64/SVE/prfb.s | 2 +- llvm/test/MC/AArch64/SVE/prfd.s | 2 +- llvm/test/MC/AArch64/SVE/prfh.s | 2 +- llvm/test/MC/AArch64/SVE/prfw.s | 2 +- llvm/test/MC/AArch64/SVE/ptest.s | 2 +- llvm/test/MC/AArch64/SVE/ptrue.s | 2 +- llvm/test/MC/AArch64/SVE/ptrues.s | 2 +- llvm/test/MC/AArch64/SVE/punpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/punpklo.s | 2 +- llvm/test/MC/AArch64/SVE/rbit.s | 2 +- llvm/test/MC/AArch64/SVE/rdffr.s | 2 +- llvm/test/MC/AArch64/SVE/rdffrs.s | 2 +- llvm/test/MC/AArch64/SVE/rdvl.s | 2 +- llvm/test/MC/AArch64/SVE/rev.s | 2 +- llvm/test/MC/AArch64/SVE/revb.s | 2 +- llvm/test/MC/AArch64/SVE/revh.s | 2 +- llvm/test/MC/AArch64/SVE/revw.s | 2 +- llvm/test/MC/AArch64/SVE/sabd.s | 2 +- llvm/test/MC/AArch64/SVE/saddv.s | 2 +- llvm/test/MC/AArch64/SVE/scvtf.s | 2 +- llvm/test/MC/AArch64/SVE/sdiv.s | 2 +- llvm/test/MC/AArch64/SVE/sdivr.s | 2 +- llvm/test/MC/AArch64/SVE/sdot.s | 2 +- llvm/test/MC/AArch64/SVE/sel.s | 2 +- llvm/test/MC/AArch64/SVE/setffr.s | 2 +- llvm/test/MC/AArch64/SVE/smax.s | 2 +- llvm/test/MC/AArch64/SVE/smaxv.s | 2 +- llvm/test/MC/AArch64/SVE/smin.s | 2 +- llvm/test/MC/AArch64/SVE/sminv.s | 2 +- llvm/test/MC/AArch64/SVE/smulh.s | 2 +- llvm/test/MC/AArch64/SVE/splice.s | 2 +- llvm/test/MC/AArch64/SVE/sqadd.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecb.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecd.s | 2 +- llvm/test/MC/AArch64/SVE/sqdech.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecp.s | 2 +- llvm/test/MC/AArch64/SVE/sqdecw.s | 2 +- llvm/test/MC/AArch64/SVE/sqincb.s | 2 +- llvm/test/MC/AArch64/SVE/sqincd.s | 2 +- llvm/test/MC/AArch64/SVE/sqinch.s | 2 +- llvm/test/MC/AArch64/SVE/sqincp.s | 2 +- llvm/test/MC/AArch64/SVE/sqincw.s | 2 +- llvm/test/MC/AArch64/SVE/sqsub.s | 2 +- llvm/test/MC/AArch64/SVE/st1b.s | 2 +- llvm/test/MC/AArch64/SVE/st1d.s | 2 +- llvm/test/MC/AArch64/SVE/st1h.s | 2 +- llvm/test/MC/AArch64/SVE/st1w.s | 2 +- llvm/test/MC/AArch64/SVE/st2b.s | 2 +- llvm/test/MC/AArch64/SVE/st2d.s | 2 +- llvm/test/MC/AArch64/SVE/st2h.s | 2 +- llvm/test/MC/AArch64/SVE/st2w.s | 2 +- llvm/test/MC/AArch64/SVE/st3b.s | 2 +- llvm/test/MC/AArch64/SVE/st3d.s | 2 +- llvm/test/MC/AArch64/SVE/st3h.s | 2 +- llvm/test/MC/AArch64/SVE/st3w.s | 2 +- llvm/test/MC/AArch64/SVE/st4b.s | 2 +- llvm/test/MC/AArch64/SVE/st4d.s | 2 +- llvm/test/MC/AArch64/SVE/st4h.s | 2 +- llvm/test/MC/AArch64/SVE/st4w.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1b.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1d.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1h.s | 2 +- llvm/test/MC/AArch64/SVE/stnt1w.s | 2 +- llvm/test/MC/AArch64/SVE/str.s | 2 +- llvm/test/MC/AArch64/SVE/sub.s | 2 +- llvm/test/MC/AArch64/SVE/subr.s | 2 +- llvm/test/MC/AArch64/SVE/sunpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/sunpklo.s | 2 +- llvm/test/MC/AArch64/SVE/sxtb.s | 2 +- llvm/test/MC/AArch64/SVE/sxth.s | 2 +- llvm/test/MC/AArch64/SVE/sxtw.s | 2 +- llvm/test/MC/AArch64/SVE/system-regs.s | 2 +- llvm/test/MC/AArch64/SVE/tbl.s | 2 +- llvm/test/MC/AArch64/SVE/trn1.s | 2 +- llvm/test/MC/AArch64/SVE/trn2.s | 2 +- llvm/test/MC/AArch64/SVE/uabd.s | 2 +- llvm/test/MC/AArch64/SVE/uaddv.s | 2 +- llvm/test/MC/AArch64/SVE/ucvtf.s | 2 +- llvm/test/MC/AArch64/SVE/udiv.s | 2 +- llvm/test/MC/AArch64/SVE/udivr.s | 2 +- llvm/test/MC/AArch64/SVE/udot.s | 2 +- llvm/test/MC/AArch64/SVE/umax.s | 2 +- llvm/test/MC/AArch64/SVE/umaxv.s | 2 +- llvm/test/MC/AArch64/SVE/umin.s | 2 +- llvm/test/MC/AArch64/SVE/uminv.s | 2 +- llvm/test/MC/AArch64/SVE/umulh.s | 2 +- llvm/test/MC/AArch64/SVE/uqadd.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecb.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecd.s | 2 +- llvm/test/MC/AArch64/SVE/uqdech.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecp.s | 2 +- llvm/test/MC/AArch64/SVE/uqdecw.s | 2 +- llvm/test/MC/AArch64/SVE/uqincb.s | 2 +- llvm/test/MC/AArch64/SVE/uqincd.s | 2 +- llvm/test/MC/AArch64/SVE/uqinch.s | 2 +- llvm/test/MC/AArch64/SVE/uqincp.s | 2 +- llvm/test/MC/AArch64/SVE/uqincw.s | 2 +- llvm/test/MC/AArch64/SVE/uqsub.s | 2 +- llvm/test/MC/AArch64/SVE/uunpkhi.s | 2 +- llvm/test/MC/AArch64/SVE/uunpklo.s | 2 +- llvm/test/MC/AArch64/SVE/uxtb.s | 2 +- llvm/test/MC/AArch64/SVE/uxth.s | 2 +- llvm/test/MC/AArch64/SVE/uxtw.s | 2 +- llvm/test/MC/AArch64/SVE/uzp1.s | 2 +- llvm/test/MC/AArch64/SVE/uzp2.s | 2 +- llvm/test/MC/AArch64/SVE/whilele.s | 2 +- llvm/test/MC/AArch64/SVE/whilelo.s | 2 +- llvm/test/MC/AArch64/SVE/whilels.s | 2 +- llvm/test/MC/AArch64/SVE/whilelt.s | 2 +- llvm/test/MC/AArch64/SVE/wrffr.s | 2 +- llvm/test/MC/AArch64/SVE/zip1.s | 2 +- llvm/test/MC/AArch64/SVE/zip2.s | 2 +- llvm/test/MC/AArch64/SVE2/adclb.s | 2 +- llvm/test/MC/AArch64/SVE2/adclt.s | 2 +- llvm/test/MC/AArch64/SVE2/addhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/addhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/addp.s | 2 +- llvm/test/MC/AArch64/SVE2/aesd.s | 2 +- llvm/test/MC/AArch64/SVE2/aese.s | 2 +- llvm/test/MC/AArch64/SVE2/aesimc.s | 2 +- llvm/test/MC/AArch64/SVE2/aesmc.s | 2 +- llvm/test/MC/AArch64/SVE2/bcax.s | 2 +- llvm/test/MC/AArch64/SVE2/bdep.s | 2 +- llvm/test/MC/AArch64/SVE2/bext.s | 2 +- llvm/test/MC/AArch64/SVE2/bgrp.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl1n.s | 2 +- llvm/test/MC/AArch64/SVE2/bsl2n.s | 2 +- llvm/test/MC/AArch64/SVE2/cadd.s | 2 +- llvm/test/MC/AArch64/SVE2/cdot.s | 2 +- llvm/test/MC/AArch64/SVE2/cmla.s | 2 +- llvm/test/MC/AArch64/SVE2/eor3.s | 2 +- llvm/test/MC/AArch64/SVE2/eorbt.s | 2 +- llvm/test/MC/AArch64/SVE2/eortb.s | 2 +- llvm/test/MC/AArch64/SVE2/ext.s | 2 +- llvm/test/MC/AArch64/SVE2/faddp.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtlt.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtx.s | 2 +- llvm/test/MC/AArch64/SVE2/fcvtxnt.s | 2 +- llvm/test/MC/AArch64/SVE2/flogb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmaxnmp.s | 2 +- llvm/test/MC/AArch64/SVE2/fmaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/fminnmp.s | 2 +- llvm/test/MC/AArch64/SVE2/fminp.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/fmlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/histcnt.s | 2 +- llvm/test/MC/AArch64/SVE2/histseg.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1b.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1d.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1h.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sb.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sh.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1sw.s | 2 +- llvm/test/MC/AArch64/SVE2/ldnt1w.s | 2 +- llvm/test/MC/AArch64/SVE2/match.s | 2 +- llvm/test/MC/AArch64/SVE2/mla.s | 2 +- llvm/test/MC/AArch64/SVE2/mls.s | 2 +- llvm/test/MC/AArch64/SVE2/mul.s | 2 +- llvm/test/MC/AArch64/SVE2/nbsl.s | 2 +- llvm/test/MC/AArch64/SVE2/nmatch.s | 2 +- llvm/test/MC/AArch64/SVE2/pmul.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullb-128.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullb.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullt-128.s | 2 +- llvm/test/MC/AArch64/SVE2/pmullt.s | 2 +- llvm/test/MC/AArch64/SVE2/raddhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/raddhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/rax1.s | 2 +- llvm/test/MC/AArch64/SVE2/rshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/rshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/rsubhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/rsubhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/saba.s | 2 +- llvm/test/MC/AArch64/SVE2/sabalb.s | 2 +- llvm/test/MC/AArch64/SVE2/sabalt.s | 2 +- llvm/test/MC/AArch64/SVE2/sabdlb.s | 2 +- llvm/test/MC/AArch64/SVE2/sabdlt.s | 2 +- llvm/test/MC/AArch64/SVE2/sadalp.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlb.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlbt.s | 2 +- llvm/test/MC/AArch64/SVE2/saddlt.s | 2 +- llvm/test/MC/AArch64/SVE2/saddwb.s | 2 +- llvm/test/MC/AArch64/SVE2/saddwt.s | 2 +- llvm/test/MC/AArch64/SVE2/sbclb.s | 2 +- llvm/test/MC/AArch64/SVE2/sbclt.s | 2 +- llvm/test/MC/AArch64/SVE2/shadd.s | 2 +- llvm/test/MC/AArch64/SVE2/shrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/shrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/shsub.s | 2 +- llvm/test/MC/AArch64/SVE2/shsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/sli.s | 2 +- llvm/test/MC/AArch64/SVE2/sm4e.s | 2 +- llvm/test/MC/AArch64/SVE2/sm4ekey.s | 2 +- llvm/test/MC/AArch64/SVE2/smaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/sminp.s | 2 +- llvm/test/MC/AArch64/SVE2/smlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/smlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/smlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/smlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/smulh.s | 2 +- llvm/test/MC/AArch64/SVE2/smullb.s | 2 +- llvm/test/MC/AArch64/SVE2/smullt.s | 2 +- llvm/test/MC/AArch64/SVE2/splice.s | 2 +- llvm/test/MC/AArch64/SVE2/sqabs.s | 2 +- llvm/test/MC/AArch64/SVE2/sqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sqcadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalbt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslbt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmulh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmullb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqdmullt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqneg.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdcmlah.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmlah.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmlsh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrdmulh.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshl.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqrshrunt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshl.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshlu.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqshrunt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqsub.s | 2 +- llvm/test/MC/AArch64/SVE2/sqsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtnb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtunb.s | 2 +- llvm/test/MC/AArch64/SVE2/sqxtunt.s | 2 +- llvm/test/MC/AArch64/SVE2/srhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/sri.s | 2 +- llvm/test/MC/AArch64/SVE2/srshl.s | 2 +- llvm/test/MC/AArch64/SVE2/srshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/srshr.s | 2 +- llvm/test/MC/AArch64/SVE2/srsra.s | 2 +- llvm/test/MC/AArch64/SVE2/sshllb.s | 2 +- llvm/test/MC/AArch64/SVE2/sshllt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssra.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublbt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssublt.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubltb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubwb.s | 2 +- llvm/test/MC/AArch64/SVE2/ssubwt.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1b.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1d.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1h.s | 2 +- llvm/test/MC/AArch64/SVE2/stnt1w.s | 2 +- llvm/test/MC/AArch64/SVE2/subhnb.s | 2 +- llvm/test/MC/AArch64/SVE2/subhnt.s | 2 +- llvm/test/MC/AArch64/SVE2/suqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/tbl.s | 2 +- llvm/test/MC/AArch64/SVE2/tbx.s | 2 +- llvm/test/MC/AArch64/SVE2/uaba.s | 2 +- llvm/test/MC/AArch64/SVE2/uabalb.s | 2 +- llvm/test/MC/AArch64/SVE2/uabalt.s | 2 +- llvm/test/MC/AArch64/SVE2/uabdlb.s | 2 +- llvm/test/MC/AArch64/SVE2/uabdlt.s | 2 +- llvm/test/MC/AArch64/SVE2/uadalp.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddlb.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddlt.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddwb.s | 2 +- llvm/test/MC/AArch64/SVE2/uaddwt.s | 2 +- llvm/test/MC/AArch64/SVE2/uhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/uhsub.s | 2 +- llvm/test/MC/AArch64/SVE2/uhsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/umaxp.s | 2 +- llvm/test/MC/AArch64/SVE2/uminp.s | 2 +- llvm/test/MC/AArch64/SVE2/umlalb.s | 2 +- llvm/test/MC/AArch64/SVE2/umlalt.s | 2 +- llvm/test/MC/AArch64/SVE2/umlslb.s | 2 +- llvm/test/MC/AArch64/SVE2/umlslt.s | 2 +- llvm/test/MC/AArch64/SVE2/umulh.s | 2 +- llvm/test/MC/AArch64/SVE2/umullb.s | 2 +- llvm/test/MC/AArch64/SVE2/umullt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshl.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqrshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshl.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshrnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqshrnt.s | 2 +- llvm/test/MC/AArch64/SVE2/uqsub.s | 2 +- llvm/test/MC/AArch64/SVE2/uqsubr.s | 2 +- llvm/test/MC/AArch64/SVE2/uqxtnb.s | 2 +- llvm/test/MC/AArch64/SVE2/uqxtnt.s | 2 +- llvm/test/MC/AArch64/SVE2/urecpe.s | 2 +- llvm/test/MC/AArch64/SVE2/urhadd.s | 2 +- llvm/test/MC/AArch64/SVE2/urshl.s | 2 +- llvm/test/MC/AArch64/SVE2/urshlr.s | 2 +- llvm/test/MC/AArch64/SVE2/urshr.s | 2 +- llvm/test/MC/AArch64/SVE2/ursqrte.s | 2 +- llvm/test/MC/AArch64/SVE2/ursra.s | 2 +- llvm/test/MC/AArch64/SVE2/ushllb.s | 2 +- llvm/test/MC/AArch64/SVE2/ushllt.s | 2 +- llvm/test/MC/AArch64/SVE2/usqadd.s | 2 +- llvm/test/MC/AArch64/SVE2/usra.s | 2 +- llvm/test/MC/AArch64/SVE2/usublb.s | 2 +- llvm/test/MC/AArch64/SVE2/usublt.s | 2 +- llvm/test/MC/AArch64/SVE2/usubwb.s | 2 +- llvm/test/MC/AArch64/SVE2/usubwt.s | 2 +- llvm/test/MC/AArch64/SVE2/whilege.s | 2 +- llvm/test/MC/AArch64/SVE2/whilegt.s | 2 +- llvm/test/MC/AArch64/SVE2/whilehi.s | 2 +- llvm/test/MC/AArch64/SVE2/whilehs.s | 2 +- llvm/test/MC/AArch64/SVE2/whilerw.s | 2 +- llvm/test/MC/AArch64/SVE2/whilewr.s | 2 +- llvm/test/MC/AArch64/SVE2/xar.s | 2 +- llvm/test/MC/AArch64/adrp-annotation.s | 2 +- llvm/test/MC/AArch64/arm32-elf-relocs.s | 2 +- .../MC/AArch64/arm64-compact-unwind-fallback.s | 2 +- llvm/test/MC/AArch64/arm64-elf-relocs.s | 2 +- llvm/test/MC/AArch64/arm64-leaf-compact-unwind.s | 2 +- llvm/test/MC/AArch64/coff-relocations.s | 2 +- llvm/test/MC/AArch64/darwin-reloc-addsubimm.s | 2 +- llvm/test/MC/AArch64/elf-reloc-addsubimm.s | 2 +- llvm/test/MC/AArch64/inst-directive.s | 6 +- llvm/test/MC/AArch64/label-arithmetic-elf.s | 6 +- llvm/test/MC/AArch64/mapping-across-sections.s | 6 +- llvm/test/MC/AArch64/optional-hash.s | 2 +- llvm/test/MC/AMDGPU/branch-comment.s | 2 +- llvm/test/MC/AMDGPU/data.s | 2 +- llvm/test/MC/AMDGPU/labels-branch-gfx9.s | 6 +- llvm/test/MC/AMDGPU/labels-branch.s | 8 +- llvm/test/MC/AMDGPU/offsetbug_once.s | 2 +- llvm/test/MC/AMDGPU/offsetbug_one_and_one.s | 2 +- llvm/test/MC/AMDGPU/offsetbug_twice.s | 2 +- llvm/test/MC/AMDGPU/s_endpgm.s | 2 +- .../test/MC/ARM/AlignedBundling/group-bundle-arm.s | 2 +- .../ARM/AlignedBundling/pad-align-to-bundle-end.s | 2 +- .../test/MC/ARM/AlignedBundling/subtarget-change.s | 2 +- llvm/test/MC/ARM/Windows/mov32t-range.s | 2 +- llvm/test/MC/ARM/align_arm_2_thumb.s | 4 +- llvm/test/MC/ARM/align_thumb_2_arm.s | 4 +- llvm/test/MC/ARM/aligned-blx.s | 2 +- llvm/test/MC/ARM/arm-branches.s | 34 + llvm/test/MC/ARM/arm-macho-calls.s | 2 +- llvm/test/MC/ARM/assembler-fill.s | 2 +- llvm/test/MC/ARM/branch-disassemble.s | 4 +- llvm/test/MC/ARM/cmp-immediate-fixup.s | 2 +- llvm/test/MC/ARM/cmp-immediate-fixup2.s | 2 +- llvm/test/MC/ARM/coff-relocations.s | 18 +- .../MC/ARM/dwarf-asm-multiple-sections-dwarf-2.s | 2 +- llvm/test/MC/ARM/dwarf-asm-no-code.s | 4 +- llvm/test/MC/ARM/dwarf-asm-nonstandard-section.s | 2 +- llvm/test/MC/ARM/dwarf-asm-single-section.s | 2 +- llvm/test/MC/ARM/ehabi-personality-abs.s | 2 +- llvm/test/MC/ARM/elf-movt.s | 8 +- llvm/test/MC/ARM/fixup-cpu-mode.s | 2 +- llvm/test/MC/ARM/inst-directive-other.s | 4 +- llvm/test/MC/ARM/macho-reloc-thumb-local.s | 2 +- llvm/test/MC/ARM/macho-word-reloc-thumb.s | 2 +- llvm/test/MC/ARM/mapping-initial.s | 4 +- llvm/test/MC/ARM/mapping-within-section.s | 14 +- llvm/test/MC/ARM/modified-immediate-fixup.s | 2 +- llvm/test/MC/ARM/multi-section-mapping.s | 10 +- llvm/test/MC/ARM/relocated-mapping.s | 6 +- llvm/test/MC/ARM/sub-expr-imm.s | 2 +- llvm/test/MC/ARM/symbol-variants.s | 4 +- llvm/test/MC/ARM/t2-modified-immediate-fixup.s | 2 +- llvm/test/MC/ARM/thumb-cb-thumbfunc.s | 2 +- llvm/test/MC/ARM/thumb1-relax-bcc.s | 2 +- llvm/test/MC/ARM/thumb1-relax-br.s | 4 +- llvm/test/MC/ARM/thumb2-cbn-to-next-inst.s | 2 +- llvm/test/MC/ARM/tls-directives.s | 2 +- llvm/test/MC/AVR/dwarf-asm-no-code.s | 4 +- llvm/test/MC/AVR/inst-adc.s | 2 +- llvm/test/MC/AVR/inst-add.s | 2 +- llvm/test/MC/AVR/inst-adiw.s | 2 +- llvm/test/MC/AVR/inst-and.s | 2 +- llvm/test/MC/AVR/inst-andi.s | 2 +- llvm/test/MC/AVR/inst-bld.s | 2 +- llvm/test/MC/AVR/inst-break.s | 2 +- llvm/test/MC/AVR/inst-bst.s | 2 +- llvm/test/MC/AVR/inst-cbr.s | 2 +- llvm/test/MC/AVR/inst-clr.s | 2 +- llvm/test/MC/AVR/inst-cp.s | 2 +- llvm/test/MC/AVR/inst-cpc.s | 2 +- llvm/test/MC/AVR/inst-cpi.s | 2 +- llvm/test/MC/AVR/inst-cpse.s | 2 +- llvm/test/MC/AVR/inst-des.s | 2 +- llvm/test/MC/AVR/inst-eicall.s | 2 +- llvm/test/MC/AVR/inst-eijmp.s | 2 +- llvm/test/MC/AVR/inst-eor.s | 2 +- llvm/test/MC/AVR/inst-family-set-clr-flag.s | 2 +- llvm/test/MC/AVR/inst-icall.s | 2 +- llvm/test/MC/AVR/inst-ijmp.s | 2 +- llvm/test/MC/AVR/inst-ldi.s | 2 +- llvm/test/MC/AVR/inst-lsl.s | 2 +- llvm/test/MC/AVR/inst-mov.s | 2 +- llvm/test/MC/AVR/inst-nop.s | 2 +- llvm/test/MC/AVR/inst-or.s | 2 +- llvm/test/MC/AVR/inst-ori.s | 2 +- llvm/test/MC/AVR/inst-ret.s | 2 +- llvm/test/MC/AVR/inst-reti.s | 2 +- llvm/test/MC/AVR/inst-rol.s | 2 +- llvm/test/MC/AVR/inst-sbc.s | 2 +- llvm/test/MC/AVR/inst-sbci.s | 2 +- llvm/test/MC/AVR/inst-sbiw.s | 2 +- llvm/test/MC/AVR/inst-sbr.s | 2 +- llvm/test/MC/AVR/inst-ser.s | 2 +- llvm/test/MC/AVR/inst-sleep.s | 2 +- llvm/test/MC/AVR/inst-sub.s | 2 +- llvm/test/MC/AVR/inst-subi.s | 2 +- llvm/test/MC/AVR/inst-tst.s | 2 +- llvm/test/MC/AVR/inst-wdr.s | 2 +- llvm/test/MC/AVR/relocations-abs.s | 4 +- llvm/test/MC/AsmParser/defsym.s | 4 +- llvm/test/MC/AsmParser/directive_fill_2.s | 2 +- llvm/test/MC/AsmParser/non-english-characters.s | 2 +- llvm/test/MC/BPF/insn-unit-32.s | 2 +- llvm/test/MC/BPF/insn-unit.s | 4 +- llvm/test/MC/BPF/load-store-32.s | 2 +- llvm/test/MC/COFF/cv-inline-linetable-unlikely.s | 2 +- llvm/test/MC/COFF/cv-inline-linetable.s | 2 +- llvm/test/MC/COFF/cv-loc-unreachable-2.s | 2 +- llvm/test/MC/COFF/cv-loc-unreachable.s | 2 +- llvm/test/MC/COFF/weak-alias-local.s | 2 +- llvm/test/MC/COFF/weak-name.s | 35 + llvm/test/MC/COFF/weak-val.s | 2 +- llvm/test/MC/COFF/weak.s | 4 +- llvm/test/MC/Disassembler/ARM/mve-lol.txt | 2 +- llvm/test/MC/ELF/empty.s | 4 +- llvm/test/MC/ELF/relax-all-flag.s | 4 +- llvm/test/MC/ELF/relax-arith.s | 22 +- llvm/test/MC/ELF/relax-arith2.s | 24 +- llvm/test/MC/ELF/relax-arith3.s | 26 +- llvm/test/MC/ELF/relax-arith4.s | 4 +- llvm/test/MC/ELF/relocation-386.s | 4 +- llvm/test/MC/Hexagon/J2_trap1_dep.s | 4 +- llvm/test/MC/Hexagon/align.s | 2 +- llvm/test/MC/Hexagon/basic.ll | 2 +- llvm/test/MC/Hexagon/cmpyrw.s | 2 +- llvm/test/MC/Hexagon/common-redeclare.s | 2 +- llvm/test/MC/Hexagon/extensions/v67_hvx.s | 2 +- llvm/test/MC/Hexagon/extensions/v67t_audio.s | 2 +- llvm/test/MC/Hexagon/hvx-double-implies-hvx.s | 2 +- llvm/test/MC/Hexagon/hvx-swapped-regpairs.s | 2 +- llvm/test/MC/Hexagon/missing_label.s | 2 +- llvm/test/MC/Hexagon/offset.s | 4 +- llvm/test/MC/Hexagon/quad_regs.s | 2 +- llvm/test/MC/Hexagon/smallcore_dis.s | 4 +- llvm/test/MC/Hexagon/v60-alu.s | 2 +- llvm/test/MC/Hexagon/v60-misc.s | 2 +- llvm/test/MC/Hexagon/v60-permute.s | 2 +- llvm/test/MC/Hexagon/v60-shift.s | 2 +- llvm/test/MC/Hexagon/v60-vcmp.s | 2 +- llvm/test/MC/Hexagon/v60-vmem.s | 2 +- llvm/test/MC/Hexagon/v60-vmpy-acc.s | 2 +- llvm/test/MC/Hexagon/v60-vmpy1.s | 2 +- llvm/test/MC/Hexagon/v60lookup.s | 2 +- llvm/test/MC/Hexagon/v62_all.s | 2 +- llvm/test/MC/Hexagon/v62_jumps.s | 2 +- llvm/test/MC/Hexagon/v62a.s | 2 +- llvm/test/MC/Hexagon/v65_all.s | 2 +- llvm/test/MC/Hexagon/v66.s | 2 +- llvm/test/MC/Hexagon/v67.s | 2 +- llvm/test/MC/Hexagon/v67_all.s | 2 +- llvm/test/MC/Hexagon/z-instructions.s | 2 +- llvm/test/MC/MSP430/opcode.s | 2 +- llvm/test/MC/MachO/ARM/compact-unwind-armv7k.s | 2 +- .../MC/MachO/ARM/llvm-objdump-macho-stripped.s | 2 +- llvm/test/MC/MachO/ARM/llvm-objdump-macho.s | 2 +- llvm/test/MC/MachO/ARM/no-tls-assert.ll | 2 +- llvm/test/MC/MachO/bad-dollar.s | 5 - llvm/test/MC/MachO/darwin-sdk-version.ll | 2 +- .../MC/MachO/darwin-version-min-load-command.s | 12 +- llvm/test/MC/MachO/dollar-identifier.s | 4 + llvm/test/MC/Mips/cfi-encoding.s | 6 +- llvm/test/MC/Mips/cpload.s | 6 +- llvm/test/MC/Mips/cplocal.s | 4 +- llvm/test/MC/Mips/cprestore-noreorder-noat.s | 4 +- llvm/test/MC/Mips/cprestore-noreorder.s | 2 +- llvm/test/MC/Mips/cprestore-reorder.s | 2 +- llvm/test/MC/Mips/cpsetup-bad.s | 2 - llvm/test/MC/Mips/cpsetup.s | 32 +- llvm/test/MC/Mips/expansion-j-sym-pic.s | 6 +- llvm/test/MC/Mips/expansion-jal-sym-pic.s | 12 +- llvm/test/MC/Mips/higher-highest-addressing.s | 6 +- llvm/test/MC/Mips/hilo-addressing.s | 2 +- llvm/test/MC/Mips/instr-analysis.s | 8 +- .../test/MC/Mips/invalid-instructions-spellcheck.s | 2 +- llvm/test/MC/Mips/micromips-jump-pc-region.s | 2 +- llvm/test/MC/Mips/micromips-neg-offset.s | 2 +- llvm/test/MC/Mips/mips-jump-pc-region.s | 2 +- .../test/MC/Mips/mips1/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips1/invalid-mips5.s | 2 + .../test/MC/Mips/mips2/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips2/invalid-mips5.s | 2 + .../test/MC/Mips/mips3/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips3/invalid-mips5.s | 2 + llvm/test/MC/Mips/mips3d/valid.s | 7 + .../test/MC/Mips/mips4/invalid-mips5-wrong-error.s | 2 - llvm/test/MC/Mips/mips4/invalid-mips5.s | 4 +- llvm/test/MC/Mips/mips64extins.s | 2 +- llvm/test/MC/Mips/mips64r2/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r2/valid.s | 6 + llvm/test/MC/Mips/mips64r3/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r3/valid.s | 4 + llvm/test/MC/Mips/mips64r5/valid-xfail.s | 2 - llvm/test/MC/Mips/mips64r5/valid.s | 4 + .../MC/Mips/mips64r6/invalid-mips5-wrong-error.s | 3 - llvm/test/MC/Mips/mips64r6/invalid-mips5.s | 6 + llvm/test/MC/Mips/mips64shift.ll | 4 +- llvm/test/MC/Mips/mips_gprel16.s | 4 +- llvm/test/MC/Mips/nacl-mask.s | 14 +- llvm/test/MC/Mips/set-defined-symbol.s | 4 +- llvm/test/MC/Mips/sext_64_32.ll | 4 +- llvm/test/MC/PowerPC/ppc64-dq-expr.s | 2 +- llvm/test/MC/PowerPC/ppc64-prefix-align-labels.s | 4 +- llvm/test/MC/PowerPC/ppc64-prefix-align.s | 12 +- llvm/test/MC/RISCV/cnop.s | 2 +- llvm/test/MC/RISCV/compress-cjal.s | 4 +- llvm/test/MC/RISCV/compress-rv32d.s | 8 +- llvm/test/MC/RISCV/compress-rv32f.s | 4 +- llvm/test/MC/RISCV/compress-rv32i.s | 8 +- llvm/test/MC/RISCV/compress-rv64i.s | 4 +- llvm/test/MC/RISCV/csr-aliases.s | 24 +- llvm/test/MC/RISCV/elf-header.s | 4 +- llvm/test/MC/RISCV/fixups-compressed.s | 2 +- llvm/test/MC/RISCV/function-call.s | 2 +- llvm/test/MC/RISCV/hilo-constaddr-expr.s | 4 +- llvm/test/MC/RISCV/hilo-constaddr.s | 2 +- llvm/test/MC/RISCV/numeric-reg-names-d.s | 2 +- llvm/test/MC/RISCV/numeric-reg-names-f.s | 2 +- llvm/test/MC/RISCV/option-mix.s | 40 +- llvm/test/MC/RISCV/option-pushpop.s | 4 +- llvm/test/MC/RISCV/option-rvc.s | 8 +- llvm/test/MC/RISCV/pseudo-jump.s | 2 +- llvm/test/MC/RISCV/rv32-relaxation.s | 4 +- llvm/test/MC/RISCV/rv32a-valid.s | 4 +- llvm/test/MC/RISCV/rv32c-only-valid.s | 2 +- llvm/test/MC/RISCV/rv32c-valid.s | 4 +- llvm/test/MC/RISCV/rv32d-valid.s | 4 +- llvm/test/MC/RISCV/rv32dc-valid.s | 2 +- llvm/test/MC/RISCV/rv32e-invalid.s | 2 +- llvm/test/MC/RISCV/rv32f-valid.s | 4 +- llvm/test/MC/RISCV/rv32fc-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32fc-valid.s | 2 +- llvm/test/MC/RISCV/rv32m-valid.s | 4 +- llvm/test/MC/RISCV/rv64-relaxation.s | 4 +- llvm/test/MC/RISCV/rv64a-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64a-valid.s | 2 +- llvm/test/MC/RISCV/rv64c-valid.s | 2 +- llvm/test/MC/RISCV/rv64d-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64d-valid.s | 2 +- llvm/test/MC/RISCV/rv64dc-valid.s | 2 +- llvm/test/MC/RISCV/rv64f-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rv64f-valid.s | 2 +- llvm/test/MC/RISCV/rv64m-valid.s | 2 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvd-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvdc-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvf-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvf-user-csr-names.s | 4 +- llvm/test/MC/RISCV/tail-call.s | 4 +- llvm/test/MC/Sparc/sparc-relocations.s | 2 +- llvm/test/MC/Sparc/sparc-tls-relocations.s | 2 +- llvm/test/MC/SystemZ/directive-insn.s | 8 +- llvm/test/MC/WebAssembly/objdump.s | 6 +- .../autogen-inst-offset-align-to-end.s | 2 +- .../AlignedBundling/autogen-inst-offset-padding.s | 2 +- .../MC/X86/AlignedBundling/different-sections.s | 4 +- llvm/test/MC/X86/AlignedBundling/labeloffset.s | 10 +- llvm/test/MC/X86/AlignedBundling/long-nop-pad.s | 4 +- .../X86/AlignedBundling/misaligned-bundle-group.s | 4 +- .../MC/X86/AlignedBundling/misaligned-bundle.s | 4 +- llvm/test/MC/X86/AlignedBundling/nesting.s | 10 +- .../X86/AlignedBundling/pad-align-to-bundle-end.s | 4 +- .../MC/X86/AlignedBundling/pad-bundle-groups.s | 4 +- .../MC/X86/AlignedBundling/relax-at-bundle-end.s | 4 +- .../MC/X86/AlignedBundling/relax-in-bundle-group.s | 4 +- llvm/test/MC/X86/AlignedBundling/rodata-section.s | 4 +- .../MC/X86/AlignedBundling/single-inst-bundling.s | 4 +- llvm/test/MC/X86/Inputs/align-branch-64-1.s | 43 - llvm/test/MC/X86/Inputs/align-branch-64-2.s | 27 - llvm/test/MC/X86/align-branch-32-1a.s | 38 - llvm/test/MC/X86/align-branch-32-work.s | 15 + llvm/test/MC/X86/align-branch-64-1a.s | 43 - llvm/test/MC/X86/align-branch-64-1b.s | 32 - llvm/test/MC/X86/align-branch-64-1c.s | 31 - llvm/test/MC/X86/align-branch-64-1d.s | 38 - llvm/test/MC/X86/align-branch-64-2a.s | 17 - llvm/test/MC/X86/align-branch-64-2b.s | 17 - llvm/test/MC/X86/align-branch-64-2c.s | 19 - llvm/test/MC/X86/align-branch-64-3a.s | 41 - llvm/test/MC/X86/align-branch-64-4a.s | 33 - llvm/test/MC/X86/align-branch-64-5a.s | 43 - llvm/test/MC/X86/align-branch-64-6a.s | 50 - llvm/test/MC/X86/align-branch-64-7a.s | 23 - llvm/test/MC/X86/align-branch-64-align.s | 26 + llvm/test/MC/X86/align-branch-64-basic.s | 163 + llvm/test/MC/X86/align-branch-64-bundle.s | 23 + llvm/test/MC/X86/align-branch-64-fused.s | 42 + llvm/test/MC/X86/align-branch-64-general.s | 49 + llvm/test/MC/X86/align-branch-64-hardcode.s | 32 + llvm/test/MC/X86/align-branch-64-mixed.s | 51 + llvm/test/MC/X86/align-branch-64-necessary.s | 54 + llvm/test/MC/X86/align-branch-64-negative.s | 32 +- llvm/test/MC/X86/align-branch-64-prefix.s | 76 + llvm/test/MC/X86/align-branch-64-relax-all.s | 42 + llvm/test/MC/X86/align-branch-64-section-size.s | 20 + llvm/test/MC/X86/align-branch-64-single.s | 93 + llvm/test/MC/X86/align-branch-64.s | 163 - .../X86/align-branch-boundary-default.s | 0 llvm/test/MC/X86/align-branch-variant-symbol.s | 57 + llvm/test/MC/X86/align-via-padding.s | 76 + llvm/test/MC/X86/align-via-relaxation.s | 19 +- llvm/test/MC/X86/code16-32-64.s | 2 +- llvm/test/MC/X86/compact-unwind.s | 2 +- llvm/test/MC/X86/data-prefix16.s | 2 +- llvm/test/MC/X86/data-prefix32.s | 2 +- llvm/test/MC/X86/data-prefix64.s | 2 +- llvm/test/MC/X86/disassemble-zeroes.s | 12 +- llvm/test/MC/X86/faultmap-section-parsing.s | 2 +- llvm/test/MC/X86/prefix-padding-32.s | 50 + llvm/test/MC/X86/prefix-padding-64.s | 53 + llvm/test/MC/X86/relax-offset.s | 13 + llvm/test/MC/X86/return-column.s | 2 +- llvm/test/MC/X86/tlsdesc-32.s | 2 +- llvm/test/MC/X86/tlsdesc-64.s | 2 +- llvm/test/MC/X86/x86-branch-relaxation.s | 4 +- llvm/test/MC/X86/x86_long_nop.s | 44 +- .../Object/AArch64/yaml2obj-elf-aarch64-rel.yaml | 6 +- llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/elf64-relocs.yaml | 3 +- llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/objdump.s | 14 +- llvm/test/Object/ARM/macho-data-in-code.test | 2 +- llvm/test/Object/ARM/objdump-thumb.test | 2 +- llvm/test/Object/Lanai/yaml2obj-elf-lanai-rel.yaml | 3 +- llvm/test/Object/Mips/feature.test | 8 +- llvm/test/Object/Mips/objdump-micro-mips.test | 4 +- llvm/test/Object/X86/macho-text-sections.test | 2 +- .../objdump-disassembly-inline-relocations.test | 12 +- llvm/test/Object/X86/objdump-label.test | 4 +- llvm/test/Object/X86/objdump-trivial-object.test | 4 +- llvm/test/Object/X86/yaml-elf-x86-rel-broken.yaml | 32 - llvm/test/Object/X86/yaml2obj-elf-x86-rel.yaml | 3 +- llvm/test/Object/elf-invalid-phdr.test | 2 +- llvm/test/Object/invalid-alignment.test | 5 +- llvm/test/Object/invalid.test | 4 +- llvm/test/Object/macho-invalid.test | 286 +- llvm/test/Object/obj2yaml.test | 6 +- .../Object/objc-swift-mixed-imageinfo-macho.ll | 46 + llvm/test/Object/objdump-export-list.test | 2 +- llvm/test/Object/objdump-relocations.test | 10 +- llvm/test/Object/objdump-section-content.test | 4 +- llvm/test/Object/objdump-symbol-table.test | 2 +- llvm/test/ObjectYAML/CodeView/sections.yaml | 2 +- llvm/test/Other/new-pm-time-trace.ll | 24 + llvm/test/Other/opt-O2-pipeline.ll | 1 + llvm/test/Other/opt-O3-pipeline.ll | 1 + llvm/test/Other/opt-Os-pipeline.ll | 1 + llvm/test/TableGen/AsmPredicateCombining.td | 104 + llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 100 + llvm/test/TableGen/AsmPredicateCondsEmission.td | 3 +- llvm/test/ThinLTO/X86/devirt.ll | 17 + llvm/test/ThinLTO/X86/empty-module.ll | 2 +- .../IPConstantProp/openmp_parallel_for.ll | 2 +- llvm/test/Transforms/Attributor/alwaysinline.ll | 90 + .../Transforms/Attributor/dereferenceable-1.ll | 147 + llvm/test/Transforms/Attributor/noalias.ll | 45 + llvm/test/Transforms/Attributor/nonnull.ll | 12 +- .../read_write_returned_arguments_scc.ll | 5 +- .../Transforms/Attributor/undefined_behavior.ll | 24 + llvm/test/Transforms/Attributor/willreturn.ll | 290 +- .../Transforms/CodeGenPrepare/X86/freeze-cmp.ll | 109 + .../CodeGenPrepare/X86/optimizeSelect-DT.ll | 3 +- llvm/test/Transforms/CodeGenPrepare/X86/select.ll | 15 +- .../merge-range-and-undef.ll | 300 + llvm/test/Transforms/ExpandMemCmp/X86/memcmp.ll | 558 +- .../Transforms/IndVarSimplify/iv-widen-elim-ext.ll | 49 + .../test/Transforms/Inline/arg-attr-propagation.ll | 48 +- llvm/test/Transforms/Inline/noalias2.ll | 141 +- llvm/test/Transforms/InstCombine/X86/x86-avx512.ll | 24 +- .../InstCombine/X86/x86-vector-shifts.ll | 116 + llvm/test/Transforms/InstCombine/add.ll | 263 +- llvm/test/Transforms/InstCombine/add4.ll | 159 +- llvm/test/Transforms/InstCombine/align-attr.ll | 18 +- llvm/test/Transforms/InstCombine/all-bits-shift.ll | 24 +- llvm/test/Transforms/InstCombine/assume.ll | 21 + llvm/test/Transforms/InstCombine/cos-1.ll | 2 +- .../InstCombine/element-atomic-memintrins.ll | 19 + llvm/test/Transforms/InstCombine/fadd.ll | 24 +- llvm/test/Transforms/InstCombine/fast-math.ll | 2 +- llvm/test/Transforms/InstCombine/fdiv.ll | 6 +- llvm/test/Transforms/InstCombine/fmul.ll | 16 +- llvm/test/Transforms/InstCombine/fneg.ll | 12 +- llvm/test/Transforms/InstCombine/fpextend.ll | 2 +- llvm/test/Transforms/InstCombine/fsub.ll | 36 +- llvm/test/Transforms/InstCombine/gep-vector.ll | 21 + llvm/test/Transforms/InstCombine/getelementptr.ll | 30 + llvm/test/Transforms/InstCombine/known-bits.ll | 52 + llvm/test/Transforms/InstCombine/maximum.ll | 8 +- llvm/test/Transforms/InstCombine/maxnum.ll | 8 +- llvm/test/Transforms/InstCombine/mem-gep-zidx.ll | 50 +- llvm/test/Transforms/InstCombine/minimum.ll | 8 +- llvm/test/Transforms/InstCombine/minnum.ll | 8 +- .../Transforms/InstCombine/operand-complexity.ll | 6 +- .../InstCombine/out-of-bounds-indexes.ll | 32 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 25 +- llvm/test/Transforms/InstCombine/pr44245.ll | 2 +- llvm/test/Transforms/InstCombine/sub.ll | 26 + .../Transforms/InstCombine/unlocked-stdio-mingw.ll | 23 - llvm/test/Transforms/InstCombine/unlocked-stdio.ll | 224 - llvm/test/Transforms/InstCombine/unused-nonnull.ll | 29 +- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 2 +- .../Transforms/InstCombine/volatile_load_cast.ll | 59 + llvm/test/Transforms/InstCombine/vscale_alloca.ll | 37 + llvm/test/Transforms/InstSimplify/add-mask.ll | 79 +- llvm/test/Transforms/InstSimplify/bitreverse.ll | 51 +- llvm/test/Transforms/InstSimplify/bswap.ll | 57 +- llvm/test/Transforms/InstSimplify/call.ll | 57 + llvm/test/Transforms/InstSimplify/fp-nan.ll | 20 +- llvm/test/Transforms/InstSimplify/fp-undef.ll | 74 +- llvm/test/Transforms/InstSimplify/gep.ll | 66 + llvm/test/Transforms/InstSimplify/or.ll | 108 +- llvm/test/Transforms/InstSimplify/vscale.ll | 145 + llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 + llvm/test/Transforms/JumpThreading/select.ll | 28 + .../Transforms/LoopInterchange/lcssa-preheader.ll | 103 + .../PowerPC/p8-unrolling-legalize-vectors.ll | 198 +- .../LoopUnroll/runtime-loop-multiple-exits.ll | 4 +- .../LoopUnroll/runtime-unroll-remainder.ll | 2 +- .../LoopUnroll/wrong_assert_in_peeling.ll | 110 + .../LoopVectorize/X86/float-induction-x86.ll | 8 +- .../LowerMatrixIntrinsics/remarks-inlining.ll | 166 + .../Transforms/LowerMatrixIntrinsics/remarks.ll | 14 +- .../Transforms/ObjCARC/contract-max-bb-size.ll | 17 - llvm/test/Transforms/ObjCARC/rv.ll | 42 +- llvm/test/Transforms/OpenMP/add_attributes.ll | 911 + .../PhaseOrdering/reassociate-after-unroll.ll | 4 +- llvm/test/Transforms/Reassociate/cse-pairs.ll | 83 + .../RewriteStatepointsForGC/scalar-base-vector.ll | 53 + .../SCCP/binaryops-range-special-cases.ll | 100 + llvm/test/Transforms/SCCP/float-phis.ll | 26 + llvm/test/Transforms/SCCP/int-phis.ll | 61 + llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 2 +- llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll | 134 + llvm/test/Transforms/SCCP/ip-ranges-select.ll | 132 + llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll | 195 + .../test/Transforms/SCCP/pr45185-range-predinfo.ll | 59 + llvm/test/Transforms/SCCP/range-and-ip.ll | 47 + llvm/test/Transforms/SCCP/range-and.ll | 428 + .../Transforms/SCCP/resolvedundefsin-tracked-fn.ll | 9 +- llvm/test/Transforms/SCCP/select.ll | 30 +- llvm/test/Transforms/SCCP/vector-bitcast.ll | 3 +- .../AArch64/accelerate-vector-functions.ll | 182 + .../SLPVectorizer/AArch64/invalid_type.ll | 18 + .../SLPVectorizer/AArch64/scalable-vector.ll | 25 + llvm/test/Transforms/SLPVectorizer/X86/cttz.ll | 302 +- llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 341 + llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 341 + .../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 22 +- llvm/test/Transforms/SimplifyCFG/PR17073.ll | 43 +- .../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 103 + .../Transforms/SimplifyCFG/callbr-destinations.ll | 28 + llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 51 +- .../ThinLTOBitcodeWriter/split-dsolocal.ll | 23 + llvm/test/Transforms/Util/assume-builder.ll | 66 - .../Transforms/VectorCombine/X86/extract-binop.ll | 129 +- .../Transforms/VectorCombine/X86/extract-cmp.ll | 40 +- .../WholeProgramDevirt/virtual-const-prop-check.ll | 17 + llvm/test/Verifier/assume-bundles.ll | 19 + .../element-wise-atomic-memory-intrinsics.ll | 3 - llvm/test/tools/dsymutil/Inputs/op-convert.ll | 2 + .../tools/dsymutil/Inputs/op-convert.macho.x86_64 | Bin 2092 -> 2032 bytes llvm/test/tools/dsymutil/X86/op-convert.test | 4 + llvm/test/tools/gold/X86/thinlto.ll | 2 +- llvm/test/tools/gold/X86/thinlto_weak_library.ll | 2 +- llvm/test/tools/gold/X86/v1.16/wrap-2.ll | 6 +- llvm/test/tools/llvm-dlltool/coff-weak-exports.def | 15 + .../X86/debug_expr_convert_generic.s | 181 + .../llvm-dwarfdump/X86/stats-dbg-callsite-info.ll | 2 +- .../tools/llvm-elfabi/binary-read-add-soname.test | 2 - llvm/test/tools/llvm-elfabi/binary-read-arch.test | 2 - .../tools/llvm-elfabi/binary-read-bad-soname.test | 2 - .../tools/llvm-elfabi/binary-read-bad-vaddr.test | 2 - .../binary-read-neededlibs-bad-offset.test | 2 - .../tools/llvm-elfabi/binary-read-neededlibs.test | 2 - .../tools/llvm-elfabi/binary-read-no-dt-strsz.test | 2 - .../llvm-elfabi/binary-read-no-dt-strtab.test | 2 - .../llvm-elfabi/binary-read-replace-soname.test | 2 - .../llvm-elfabi/binary-read-soname-no-null.test | 2 - .../test/tools/llvm-elfabi/binary-read-soname.test | 2 - llvm/test/tools/llvm-gsymutil/X86/elf-dwarf.yaml | 1 - .../tools/llvm-objcopy/COFF/remove-section.test | 8 +- llvm/test/tools/llvm-objcopy/ELF/add-note.test | 1 + llvm/test/tools/llvm-objcopy/ELF/add-symbol.test | 2 - .../ELF/binary-first-seg-offset-zero.test | 1 - .../llvm-objcopy/ELF/binary-output-target.test | 12 +- llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 1 - .../ELF/binary-remove-all-but-one.test | 1 - .../tools/llvm-objcopy/ELF/binary-remove-end.test | 1 - .../llvm-objcopy/ELF/binary-remove-middle.test | 1 - .../ELF/check-addr-offset-align-binary.test | 2 - .../llvm-objcopy/ELF/check-addr-offset-align.test | 2 - .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 +- .../test/tools/llvm-objcopy/ELF/empty-section.test | 2 - .../test/tools/llvm-objcopy/ELF/many-sections.test | 2 +- .../tools/llvm-objcopy/ELF/marker-segment.test | 4 - .../tools/llvm-objcopy/ELF/only-keep-debug.test | 10 +- .../tools/llvm-objcopy/ELF/parent-loop-check.test | 2 - .../ELF/preserve-segment-contents.test | 40 - .../ELF/segment-shift-section-remove.test | 2 - .../test/tools/llvm-objcopy/ELF/segment-shift.test | 2 - .../tools/llvm-objcopy/ELF/two-seg-remove-end.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-first.test | 2 - .../llvm-objcopy/ELF/two-seg-remove-third-sec.test | 2 - .../tools/llvm-objdump/AArch64/arm64_32-fat.test | 7 - llvm/test/tools/llvm-objdump/AArch64/arm64_32.s | 8 - .../AArch64/elf-aarch64-mapping-symbols.test | 30 - .../AArch64/mach-print-armv8crypto.test | 3 - .../tools/llvm-objdump/AArch64/macho-arm64e.test | 6 - .../llvm-objdump/AArch64/macho-fat-arm-disasm.test | 10 - .../llvm-objdump/AArch64/macho-kextbundle.test | 9 - .../llvm-objdump/AArch64/macho-link-opt-hints.test | 11 - .../llvm-objdump/AArch64/macho-print-mrs.test | 3 - .../AArch64/macho-print-thread-arm64_32.test | 19 - .../llvm-objdump/AArch64/macho-print-thread.test | 19 - .../AArch64/macho-symbolized-disassembly.test | 22 - .../tools/llvm-objdump/AArch64/macho-zerofill.s | 9 - llvm/test/tools/llvm-objdump/AArch64/plt.test | 60 - .../test/tools/llvm-objdump/AMDGPU/source-lines.ll | 110 - llvm/test/tools/llvm-objdump/ARM/it-nv.txt | 10 - .../llvm-objdump/ARM/macho-arch-armv7m-flag.test | 5 - .../llvm-objdump/ARM/macho-arm-and-thumb.test | 20 - .../tools/llvm-objdump/ARM/macho-data-in-code.test | 16 - .../tools/llvm-objdump/ARM/macho-mattr-arm.test | 5 - .../tools/llvm-objdump/ARM/macho-mcpu-arm.test | 10 - .../llvm-objdump/ARM/macho-private-headers.test | 358 - .../ARM/macho-symbolized-disassembly.test | 8 - llvm/test/tools/llvm-objdump/ARM/macho-v7m.test | 14 - .../tools/llvm-objdump/ARM/mh_dylib_header.test | 7 - llvm/test/tools/llvm-objdump/ARM/reg-names.s | 36 - .../test/tools/llvm-objdump/ARM/unknown-instr.test | 28 - llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s | 7 - .../tools/llvm-objdump/ARM/v6-neg-subfeatures.s | 10 - llvm/test/tools/llvm-objdump/ARM/v6-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s | 10 - .../tools/llvm-objdump/ARM/v7a-neg-subfeature.s | 44 - llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s | 36 - .../tools/llvm-objdump/ARM/v7m-neg-subfeatures.s | 18 - llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s | 10 - llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s | 26 - llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s | 9 - llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s | 12 - .../{ => COFF}/Inputs/eh_frame-coff.yaml | 0 .../{ => COFF}/Inputs/export.dll.coff-i386 | Bin .../{ => COFF}/Inputs/file-aux-record.yaml | 0 .../{ => COFF}/Inputs/file.obj.coff-arm | Bin .../{ => COFF}/Inputs/large-bss.obj.coff-i386 | Bin .../llvm-objdump/{ => COFF}/Inputs/library.lib | Bin .../{ => COFF}/Inputs/many-relocs.obj-i386 | Bin .../{ => COFF}/Inputs/nop.exe.coff-i386 | Bin .../{ => COFF}/Inputs/tls.exe.coff-x86_64 | Bin .../Inputs/win64-unwind.exe.coff-x86_64.asm | 0 .../Inputs/win64-unwind.exe.coff-x86_64.exe | Bin .../Inputs/win64-unwind.exe.coff-x86_64.obj | Bin llvm/test/tools/llvm-objdump/COFF/eh_frame.test | 28 + .../test/tools/llvm-objdump/COFF/file-headers.test | 14 + .../{coff-file.test => COFF/file.test} | 0 .../{ => COFF}/hex-relocation-addr.test | 0 .../import-library.test} | 0 .../{coff-large-bss.test => COFF/large-bss.test} | 0 .../many-relocs.test} | 0 .../non-null-terminated-file.test} | 0 .../private-headers.test} | 0 .../llvm-objdump/{ => COFF}/win64-unwind-data.test | 0 .../{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 | Bin .../ELF/AArch64/elf-aarch64-mapping-symbols.test | 30 + .../llvm-objdump/{ => ELF}/AArch64/lit.local.cfg | 0 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test | 60 + .../{ => ELF}/AMDGPU/Inputs/source-lines.cl | 0 .../llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg | 0 .../tools/llvm-objdump/ELF/AMDGPU/source-lines.ll | 110 + .../{ => ELF}/ARM/disassemble-code-data-mix.s | 0 .../{ => ELF}/ARM/invalid-instruction.s | 0 .../llvm-objdump/ELF}/ARM/lit.local.cfg | 0 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s | 36 + .../tools/llvm-objdump/ELF/ARM/unknown-instr.test | 28 + llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s | 10 + .../test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s | 10 + .../tools/llvm-objdump/ELF/ARM/v5tej-subarch.s | 7 + .../llvm-objdump/ELF/ARM/v6-neg-subfeatures.s | 10 + llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s | 9 + .../tools/llvm-objdump/ELF/ARM/v6-subfeatures.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s | 9 + .../test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s | 10 + .../llvm-objdump/ELF/ARM/v7a-neg-subfeature.s | 44 + .../tools/llvm-objdump/ELF/ARM/v7a-subfeature.s | 36 + .../llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s | 18 + llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s | 10 + .../tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s | 26 + .../llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s | 0 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s | 9 + llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s | 12 + .../Hexagon/Inputs/source-interleave-hexagon.c | 0 .../llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg | 0 .../ELF/Hexagon/source-interleave-hexagon.ll | 73 + .../Inputs/call-absolute-symbol.elf-x86_64 | Bin .../{ => ELF}/Inputs/proc-specific-section-elf | Bin .../{ => ELF}/Mips/disassemble-all.test | 0 .../llvm-objdump/{ => ELF}/Mips/lit.local.cfg | 0 .../tools/llvm-objdump/ELF/PowerPC/branch-offset.s | 43 + .../llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg | 0 .../llvm-objdump/ELF/call-absolute-symbol.test | 3 + .../dynamic-section-machine-specific.test} | 0 .../dynamic-section.test} | 0 llvm/test/tools/llvm-objdump/ELF/file-headers.test | 31 + .../proc-specific-section.test} | 0 .../pt-gnu-property.test} | 0 .../{relocations-elf.test => ELF/relocations.test} | 0 llvm/test/tools/llvm-objdump/ELF/symbol-table.test | 148 + .../symbol-visibility.test} | 0 .../{verdef-elf.test => ELF/verdef.test} | 0 .../{verneed-elf.test => ELF/verneed.test} | 0 .../Hexagon/source-interleave-hexagon.ll | 73 - .../tools/llvm-objdump/Inputs/common-symbol-elf | Bin 598 -> 0 bytes .../AArch64/Inputs/ObjC.exe.macho-aarch64 | Bin .../AArch64/Inputs/ObjC.obj.macho-aarch64 | Bin .../{ => MachO}/AArch64/Inputs/arm64_32-fat.o | Bin .../{ => MachO}/AArch64/Inputs/arm64e.macho.yaml | 0 .../AArch64/Inputs/fat.macho-armv7s-arm64 | Bin .../AArch64/Inputs/hello.exe.macho-aarch64 | Bin .../AArch64/Inputs/hello.obj.macho-aarch64 | Bin .../AArch64/Inputs/kextbundle.macho-aarch64 | Bin .../AArch64/Inputs/link-opt-hints.macho-aarch64 | Bin .../Inputs/print-armv8crypto.obj.macho-aarch64 | Bin .../AArch64/Inputs/print-mrs.obj.macho-aarch64 | Bin .../AArch64/Inputs/reloc-addend.obj.macho-aarch64 | Bin .../AArch64/Inputs/thread.macho-aarch64 | Bin .../AArch64/Inputs/thread.macho-arm64_32 | Bin .../llvm-objdump/MachO/AArch64/arm64_32-fat.test | 7 + .../tools/llvm-objdump/MachO/AArch64/arm64_32.s | 8 + .../llvm-objdump/MachO}/AArch64/lit.local.cfg | 0 .../MachO/AArch64/mach-print-armv8crypto.test | 3 + .../llvm-objdump/MachO/AArch64/macho-arm64e.test | 6 + .../MachO/AArch64/macho-fat-arm-disasm.test | 10 + .../MachO/AArch64/macho-kextbundle.test | 9 + .../MachO/AArch64/macho-link-opt-hints.test | 11 + .../MachO/AArch64/macho-print-mrs.test | 3 + .../MachO/AArch64/macho-print-thread-arm64_32.test | 19 + .../MachO/AArch64/macho-print-thread.test | 19 + .../{ => MachO}/AArch64/macho-private-headers.test | 0 .../{ => MachO}/AArch64/macho-reloc-addend.test | 0 .../AArch64/macho-symbolized-disassembly.test | 22 + .../llvm-objdump/MachO/AArch64/macho-zerofill.s | 9 + .../{ => MachO}/AArch64/pc-rel-targets.test | 0 .../{ => MachO}/ARM/Inputs/data-in-code.macho-arm | Bin .../{ => MachO}/ARM/Inputs/divs.macho-armv7s | Bin .../{ => MachO}/ARM/Inputs/fat-armv7m.o | Bin .../{ => MachO}/ARM/Inputs/hello.exe.macho-arm | Bin .../{ => MachO}/ARM/Inputs/hello.obj.macho-arm | Bin .../llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o | Bin .../ARM/Inputs/mh_dylib_header.macho-arm | Bin .../ARM/Inputs/reloc-half.obj.macho-arm | Bin .../{ => MachO}/ARM/Inputs/thumb.armv7m | Bin .../llvm-objdump/MachO/ARM/arch-armv7m-flag.test | 5 + .../llvm-objdump/MachO/ARM/arm-and-thumb.test | 20 + .../tools/llvm-objdump/MachO/ARM/data-in-code.test | 16 + llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt | 10 + .../llvm-objdump/MachO}/ARM/lit.local.cfg | 0 .../tools/llvm-objdump/MachO/ARM/mattr-arm.test | 5 + .../tools/llvm-objdump/MachO/ARM/mcpu-arm.test | 10 + .../llvm-objdump/MachO/ARM/mh_dylib_header.test | 7 + .../ARM/nomcpu-armv7s.test} | 0 .../llvm-objdump/MachO/ARM/private-headers.test | 358 + .../ARM/reloc-half.test} | 0 .../MachO/ARM/symbolized-disassembly.test | 8 + .../ARM/symbolized-subtractor.test} | 0 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test | 14 + .../{ => MachO}/Inputs/LLVM-bundle.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 | Bin .../Inputs/Objc1.32bit.exe.macho-i386 | Bin .../Inputs/Objc1.32bit.obj.macho-i386 | Bin .../Inputs/Objc2.32bit.exe.macho-i386 | Bin .../Inputs/Objc2.32bit.obj.macho-i386 | Bin .../Inputs/Objc2.64bit.exe.macho-x86_64 | Bin .../Inputs/Objc2.64bit.obj.dylib-x86_64 | Bin .../Inputs/Objc2.64bit.obj.macho-x86_64 | Bin .../{ => MachO}/Inputs/bad-ordinal.macho-x86_64 | Bin .../{ => MachO}/Inputs/bind.macho-x86_64 | Bin .../{ => MachO}/Inputs/bind2.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/codesig.macho-x86_64 | Bin .../{ => MachO}/Inputs/compact-unwind.macho-i386 | Bin .../{ => MachO}/Inputs/compact-unwind.macho-x86_64 | Bin .../Inputs/dylibLoadKinds.macho-x86_64 | Bin .../Inputs/dylibModInit.macho-x86_64 | Bin .../Inputs/dylibRoutines.macho-x86_64 | Bin .../Inputs/dylibSubClient.macho-x86_64 | Bin .../Inputs/dylibSubFramework.macho-x86_64 | Bin .../Inputs/dylibSubLibrary.macho-x86_64 | Bin .../Inputs/dylibSubUmbrella.macho-x86_64 | Bin .../{ => MachO}/Inputs/eh_frame.macho-arm64 | Bin .../{ => MachO}/Inputs/empty.macho-armv7 | Bin .../{X86 => MachO}/Inputs/exeThread.macho-x86_64 | Bin .../{ => MachO}/Inputs/exports-trie.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/hello-macho-fat | Bin .../{X86 => MachO}/Inputs/hello-macho-fat.dwarf | Bin .../{X86 => MachO}/Inputs/hello-macho-thin | Bin .../{X86 => MachO}/Inputs/hello-macho-thin.dwarf | Bin .../{X86 => MachO}/Inputs/hello.exe.macho-i386 | Bin .../{X86 => MachO}/Inputs/hello.exe.macho-x86_64 | Bin .../Inputs/hello.exe.stripped.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/hello.obj.macho-i386 | Bin .../{X86 => MachO}/Inputs/hello.obj.macho-x86_64 | Bin .../Inputs/hello_cpp.exe.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/kextbundle.macho-x86_64 | Bin .../{ => MachO}/Inputs/lazy-bind.macho-x86_64 | Bin .../Inputs/linkerOption.macho-x86_64 | Bin .../Inputs/macho-bind-add-addr-imm-scaled | Bin .../{ => MachO}/Inputs/macho-bind-add_addr_uleb | Bin .../{ => MachO}/Inputs/macho-bind-bad-opcode-value | Bin .../Inputs/macho-bind-bind-add-addr-uleb | Bin .../Inputs/macho-bind-do-bind-no-segIndex | Bin .../Inputs/macho-bind-dylib-ordinal-uleb | Bin ...macho-bind-dylib-ordinal-uleb-malformed-uleb128 | Bin .../Inputs/macho-bind-dylib-ordinal-uleb-too-big | Bin .../Inputs/macho-bind-dylib-special-imm | Bin .../{ => MachO}/Inputs/macho-bind-seg-too-big | Bin .../{ => MachO}/Inputs/macho-bind-segoff-too-big | Bin .../{ => MachO}/Inputs/macho-bind-set-addend-sleb | Bin .../{ => MachO}/Inputs/macho-bind-set-symbol | Bin .../{ => MachO}/Inputs/macho-bind-set-type-imm | Bin .../Inputs/macho-bind-uleb-times-skipping-uleb | Bin .../Inputs/macho-disassemble-stab-x86_64 | Bin .../Inputs/macho-do-bind-no-dylib-ordinal | Bin .../{ => MachO}/Inputs/macho-do-bind-no-symbol | Bin .../{ => MachO}/Inputs/macho-inconsistant-export | Bin .../{X86 => MachO}/Inputs/macho-invalid-bind-entry | Bin .../Inputs/macho-invalid-linker-command | Bin .../Inputs/macho-invalid-reloc-section-index | Bin .../Inputs/macho-invalid-symbol-indr | Bin .../macho-invalid-symbol-indr-archive-universal | Bin .../Inputs/macho-invalid-symbol-lib_ordinal | Bin .../Inputs/macho-invalid-symbol-nsect | Bin .../Inputs/macho-invalid-symbol-nsect-archive | Bin .../Inputs/macho-invalid-symbol-strx | Bin .../Inputs/macho-invalid-symbol-strx-universal | Bin .../Inputs/macho-lazy-do-bind-add-addr-imm-scaled | Bin .../macho-lazy-do-bind-uleb-times-skipping-uleb | Bin .../Inputs/macho-lazy-do_bind_add_addr_uleb | Bin .../{X86 => MachO}/Inputs/macho-multiple-text | Bin .../{X86 => MachO}/Inputs/macho-preload-x86_64 | Bin .../Inputs/macho-rebase-add-addr-imm-scaled | Bin .../{ => MachO}/Inputs/macho-rebase-add-addr-uleb | Bin .../Inputs/macho-rebase-add-addr-uleb-too-big | Bin .../Inputs/macho-rebase-bad-opcode-value | Bin .../{ => MachO}/Inputs/macho-rebase-imm-times | Bin .../{ => MachO}/Inputs/macho-rebase-seg-too-big | Bin .../{ => MachO}/Inputs/macho-rebase-segoff-too-big | Bin .../{ => MachO}/Inputs/macho-rebase-set-type-imm | Bin .../Inputs/macho-rebase-uleb-malformed-uleb128 | Bin .../{ => MachO}/Inputs/macho-rebase-uleb-times | Bin .../Inputs/macho-rebase-uleb-times-skipping-uleb | Bin .../{ => MachO}/Inputs/macho-stabs-x86_64 | Bin .../macho-trie-bad-export-info-malformed-uleb128 | Bin ...-trie-bad-export-info-malformed-uleb128_too_big | Bin .../{ => MachO}/Inputs/macho-trie-bad-kind | Bin .../Inputs/macho-trie-bad-library-ordinal | Bin .../Inputs/macho-trie-children-count-byte | Bin .../{ => MachO}/Inputs/macho-trie-edge-string-end | Bin .../Inputs/macho-trie-export-info-size-too-big | Bin .../{ => MachO}/Inputs/macho-trie-import-name-end | Bin .../Inputs/macho-trie-import-name-start | Bin .../{ => MachO}/Inputs/macho-trie-node-loop | Bin .../{ => MachO}/Inputs/macho-trie-not-export-node | Bin .../Inputs/macho-universal-archive.x86_64.i386 | Bin .../Inputs/macho-universal.x86_64.i386 | Bin .../Inputs/macho-universal64.x86_64.i386 | Bin .../Inputs/macho-weak-bind-set-dylib-ordinal-imm | Bin .../Inputs/macho-weak-bind-set-dylib-ordinal-uleb | Bin .../Inputs/macho-weak-bind-set-dylib-special-imm | Bin .../{ => MachO}/Inputs/malformed-macho.bin | Bin .../Inputs/malformed-machos/00000031.a | Bin .../Inputs/malformed-machos/mem-crup-0001.macho | Bin .../Inputs/malformed-machos/mem-crup-0006.macho | Bin .../Inputs/malformed-machos/mem-crup-0010.macho | Bin .../Inputs/malformed-machos/mem-crup-0040.macho | Bin .../Inputs/malformed-machos/mem-crup-0080.macho | Bin .../Inputs/malformed-machos/mem-crup-0261.macho | Bin .../Inputs/malformed-machos/mem-crup-0337.macho | Bin .../Inputs/malformed-unwind.macho-x86_64 | Bin .../Inputs/nofirst-symbol.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/note.macho-x86 | Bin .../{X86 => MachO}/Inputs/objModInit.macho-x86_64 | Bin .../{ => MachO}/Inputs/rebase.macho-x86_64 | Bin .../{ => MachO}/Inputs/section.macho-armv7 | Bin .../{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 | Bin .../Inputs/stubbed.dylib.macho-x86_64 | Bin .../{X86 => MachO}/Inputs/thread.macho-i386 | Bin .../Inputs/truncated-section.dylib.macho-x86_64 | Bin .../Inputs/unwind-info-no-relocs.macho-x86_64 | Bin .../{ => MachO}/Inputs/unwind-info.macho-arm64 | Bin .../{ => MachO}/Inputs/unwind-info.macho-x86_64 | Bin .../{ => MachO}/Inputs/weak-bind.macho-x86_64 | Bin .../test/tools/llvm-objdump/MachO/LLVM-bundle.test | 60 + .../tools/llvm-objdump/MachO/archive-headers.test | 28 + llvm/test/tools/llvm-objdump/MachO/bad-bind.test | 101 + .../bad-dysymtab.test} | 0 .../test/tools/llvm-objdump/MachO/bad-ordinal.test | 4 + llvm/test/tools/llvm-objdump/MachO/bad-trie.test | 35 + llvm/test/tools/llvm-objdump/MachO/bind.test | 10 + llvm/test/tools/llvm-objdump/MachO/bind2.test | 5 + .../tools/llvm-objdump/MachO/build-version.yaml | 57 + .../llvm-objdump/MachO/compact-unwind-i386.test | 27 + .../llvm-objdump/MachO/compact-unwind-x86_64.test | 27 + .../tools/llvm-objdump/MachO/cstring-dump.test | 18 + llvm/test/tools/llvm-objdump/MachO/data-in-code.ll | 45 + .../llvm-objdump/MachO/dis-no-leading-addr.test | 24 + .../test/tools/llvm-objdump/MachO/dis-symname.test | 25 + .../tools/llvm-objdump/MachO/disassemble-all.test | 39 + .../llvm-objdump/MachO/disassemble-g-dsym.test | 17 + .../llvm-objdump/MachO/disassemble-kextbundle.test | 9 + .../tools/llvm-objdump/MachO/disassemble-stab.test | 3 + .../llvm-objdump/MachO/disassemble-stripped.test | 6 + llvm/test/tools/llvm-objdump/MachO/dylib.test | 13 + .../tools/llvm-objdump/MachO/eh_frame-arm64.test | 23 + .../tools/llvm-objdump/MachO/exports-trie.test | 21 + .../{X86 => MachO}/hex-displacement.test | 0 llvm/test/tools/llvm-objdump/MachO/image-info.test | 7 + .../tools/llvm-objdump/MachO/indirect-symbols.test | 24 + .../llvm-objdump/MachO/info-plist-nofollow.test | 10 + llvm/test/tools/llvm-objdump/MachO/info-plist.test | 11 + llvm/test/tools/llvm-objdump/MachO/lazy-bind.test | 7 + .../X86 => tools/llvm-objdump/MachO}/lit.local.cfg | 0 .../llvm-objdump/MachO/literal-pointers-i386.test | 39 + .../MachO/literal-pointers-x86_64.test | 40 + llvm/test/tools/llvm-objdump/MachO/literals.test | 63 + .../MachO/maccatalyst-build-version.yaml | 54 + .../llvm-objdump/MachO/macho-objc-meta-data.test | 1101 + .../tools/llvm-objdump/MachO/malformed-machos.test | 74 + .../MachO/malformed-unwind-x86_64.test | 5 + llvm/test/tools/llvm-objdump/MachO/malformed.test | 3 + .../MachO/nofirst-symbol-disassembly.test | 8 + .../tools/llvm-objdump/MachO/nontext-disasm.test | 9 + .../tools/llvm-objdump/MachO/objc-meta-data.test | 3 + .../llvm-objdump/MachO/preload-relocations.test | 5 + .../tools/llvm-objdump/MachO/print-thread.test | 11 + .../tools/llvm-objdump/MachO/private-header.test | 6 + .../tools/llvm-objdump/MachO/private-headers.test | 556 + llvm/test/tools/llvm-objdump/MachO/rebase.test | 15 + .../test/tools/llvm-objdump/MachO/relocations.test | 9 + .../tools/llvm-objdump/MachO/section-contents.test | 17 + .../tools/llvm-objdump/MachO/section-headers.test | 8 + llvm/test/tools/llvm-objdump/MachO/section.test | 12 + llvm/test/tools/llvm-objdump/MachO/sections.test | 11 + .../{macho-stabs.test => MachO/stabs.test} | 0 .../MachO/stub-nosyms-disassembly.test | 3 + .../tools/llvm-objdump/MachO/stubbed-dylib.test | 5 + .../tools/llvm-objdump/MachO/symbol-table.test | 8 + .../llvm-objdump/MachO/symbolized-disassembly.test | 44 + .../MachO/symbolized-subtractor-i386.test | 10 + .../llvm-objdump/MachO/symbolized-subtractor.test | 10 + .../llvm-objdump/MachO/truncated-section.test | 7 + .../llvm-objdump/MachO/universal-x86_64.i386.test | 72 + .../llvm-objdump/MachO/unwind-info-arm64.test | 28 + .../llvm-objdump/MachO/unwind-info-no-relocs.test | 8 + .../llvm-objdump/MachO/unwind-info-x86_64.test | 29 + .../test/tools/llvm-objdump/MachO/unwind-info.test | 7 + llvm/test/tools/llvm-objdump/MachO/weak-bind.test | 10 + .../tools/llvm-objdump/PowerPC/branch-offset.s | 43 - llvm/test/tools/llvm-objdump/PowerPC/lit.local.cfg | 2 +- .../llvm-objdump/WebAssembly/symbol-table.test | 9 - llvm/test/tools/llvm-objdump/X86/adjust-vma.test | 22 +- .../llvm-objdump/X86/coff-disassemble-export.test | 2 +- llvm/test/tools/llvm-objdump/X86/demangle.s | 2 +- .../tools/llvm-objdump/X86/disassemble-align.s | 4 +- .../X86/disassemble-functions-mangling.test | 38 +- .../llvm-objdump/X86/disassemble-functions.test | 16 +- ...sassemble-implied-by-disassemble-functions.test | 6 +- .../X86/disassemble-invalid-byte-sequences.test | 2 +- .../disassemble-no-symbol-at-section-start.test | 4 +- .../llvm-objdump/X86/disassemble-section-name.s | 2 +- .../llvm-objdump/X86/disassemble-show-raw.test | 2 +- .../tools/llvm-objdump/X86/disassemble-text.test | 2 +- .../X86/disassemble-zeroes-relocations.test | 2 +- .../llvm-objdump/X86/elf-disassemble-bss.test | 2 +- .../X86/elf-disassemble-dynamic-symbols.test | 20 +- .../X86/elf-disassemble-no-symtab.test | 2 +- .../llvm-objdump/X86/elf-disassemble-relocs.test | 2 +- .../X86/elf-disassemble-symbol-labels-exec.test | 6 +- .../X86/elf-disassemble-symbol-labels-rel.test | 8 +- .../X86/elf-disassemble-symbol-references.yaml | 6 +- .../tools/llvm-objdump/X86/elf-disassemble.test | 10 +- .../X86/function-sections-line-numbers.s | 6 +- .../X86/invalid-macho-build-version.yaml | 2 +- .../llvm-objdump/X86/macho-archive-headers.test | 28 - .../llvm-objdump/X86/macho-build-version.yaml | 57 - .../tools/llvm-objdump/X86/macho-cstring-dump.test | 18 - .../tools/llvm-objdump/X86/macho-data-in-code.ll | 45 - .../X86/macho-dis-no-leading-addr.test | 24 - .../tools/llvm-objdump/X86/macho-dis-symname.test | 25 - .../llvm-objdump/X86/macho-disassemble-all.test | 39 - .../llvm-objdump/X86/macho-disassemble-g-dsym.test | 17 - .../X86/macho-disassemble-kextbundle.test | 9 - .../llvm-objdump/X86/macho-disassemble-stab.test | 3 - .../X86/macho-disassemble-stripped.test | 6 - llvm/test/tools/llvm-objdump/X86/macho-dylib.test | 13 - .../tools/llvm-objdump/X86/macho-image-info.test | 7 - .../llvm-objdump/X86/macho-indirect-symbols.test | 24 - .../X86/macho-info-plist-nofollow.test | 10 - .../tools/llvm-objdump/X86/macho-info-plist.test | 11 - .../X86/macho-literal-pointers-i386.test | 39 - .../X86/macho-literal-pointers-x86_64.test | 40 - .../tools/llvm-objdump/X86/macho-literals.test | 63 - .../X86/macho-maccatalyst-build-version.yaml | 54 - .../X86/macho-nofirst-symbol-disassembly.test | 8 - .../llvm-objdump/X86/macho-nontext-disasm.test | 9 - .../llvm-objdump/X86/macho-objc-meta-data.test | 1101 - .../X86/macho-preload-relocations.test | 5 - .../tools/llvm-objdump/X86/macho-print-thread.test | 11 - .../llvm-objdump/X86/macho-private-header.test | 6 - .../llvm-objdump/X86/macho-private-headers.test | 556 - .../tools/llvm-objdump/X86/macho-relocations.test | 9 - .../llvm-objdump/X86/macho-section-contents.test | 17 - .../llvm-objdump/X86/macho-section-headers.test | 8 - .../test/tools/llvm-objdump/X86/macho-section.test | 12 - .../X86/macho-stub-nosyms-disassembly.test | 3 - .../tools/llvm-objdump/X86/macho-symbol-table.test | 8 - .../X86/macho-symbolized-disassembly.test | 44 - .../X86/macho-symbolized-subtractor-i386.test | 10 - .../X86/macho-symbolized-subtractor.test | 10 - .../X86/macho-universal-x86_64.i386.test | 72 - .../tools/llvm-objdump/X86/macho-unwind-info.test | 7 - .../tools/llvm-objdump/X86/malformed-machos.test | 74 - .../tools/llvm-objdump/X86/out-of-section-sym.test | 8 +- llvm/test/tools/llvm-objdump/X86/phdrs-lma2.test | 2 - llvm/test/tools/llvm-objdump/X86/plt.test | 14 +- .../tools/llvm-objdump/X86/print-symbol-addr.s | 12 +- .../llvm-objdump/X86/section-filter-relocs.test | 4 +- llvm/test/tools/llvm-objdump/X86/section-index.s | 4 +- .../X86/source-interleave-function-from-debug.test | 12 +- .../X86/source-interleave-invalid-source.test | 2 +- .../X86/source-interleave-missing-source.test | 2 +- .../X86/source-interleave-no-debug-info.test | 2 +- .../X86/source-interleave-relative-paths.test | 2 +- ...source-interleave-same-line-different-file.test | 4 +- .../llvm-objdump/X86/source-interleave-x86_64.test | 4 +- .../X86/start-stop-address-relocatable-object.test | 6 +- .../tools/llvm-objdump/X86/start-stop-address.test | 18 +- .../test/tools/llvm-objdump/X86/stubbed-dylib.test | 5 - .../tools/llvm-objdump/X86/truncated-section.test | 7 - .../llvm-objdump/X86/warn-missing-disasm-func.test | 12 +- .../{ => XCOFF}/Inputs/xcoff-long-sec-names.o | Bin .../Inputs/xcoff-section-headers-truncate.o | Bin .../{ => XCOFF}/Inputs/xcoff-section-headers.o | Bin .../tools/llvm-objdump/XCOFF/disassemble-all.test | 55 + .../raw-section-data.test} | 0 .../section-headers.test} | 0 llvm/test/tools/llvm-objdump/archive-headers.test | 2 +- .../llvm-objdump/call-absolute-symbol-elf.test | 3 - .../test/tools/llvm-objdump/common-symbol-elf.test | 3 - llvm/test/tools/llvm-objdump/eh_frame-arm64.test | 23 - llvm/test/tools/llvm-objdump/eh_frame-coff.test | 28 - llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 2 +- .../test/tools/llvm-objdump/eh_frame_zero_cie.test | 2 +- llvm/test/tools/llvm-objdump/embedded-source.test | 8 +- .../test/tools/llvm-objdump/file-headers-coff.test | 14 - llvm/test/tools/llvm-objdump/file-headers-elf.test | 31 - llvm/test/tools/llvm-objdump/file-headers-pe.test | 2 +- .../llvm-objdump/file-headers-unsupported.test | 3 - llvm/test/tools/llvm-objdump/invalid-input.test | 4 +- .../test/tools/llvm-objdump/macho-LLVM-bundle.test | 60 - llvm/test/tools/llvm-objdump/macho-bad-bind.test | 101 - .../test/tools/llvm-objdump/macho-bad-ordinal.test | 4 - llvm/test/tools/llvm-objdump/macho-bad-trie.test | 35 - llvm/test/tools/llvm-objdump/macho-bind.test | 10 - llvm/test/tools/llvm-objdump/macho-bind2.test | 5 - .../llvm-objdump/macho-compact-unwind-i386.test | 27 - .../llvm-objdump/macho-compact-unwind-x86_64.test | 27 - .../tools/llvm-objdump/macho-exports-trie.test | 21 - llvm/test/tools/llvm-objdump/macho-lazy-bind.test | 7 - .../tools/llvm-objdump/macho-objc-meta-data.test | 3 - llvm/test/tools/llvm-objdump/macho-rebase.test | 15 - llvm/test/tools/llvm-objdump/macho-sections.test | 11 - .../llvm-objdump/macho-unwind-info-arm64.test | 28 - .../llvm-objdump/macho-unwind-info-no-relocs.test | 8 - .../llvm-objdump/macho-unwind-info-x86_64.test | 29 - llvm/test/tools/llvm-objdump/macho-weak-bind.test | 10 - .../tools/llvm-objdump/malformed-archives.test | 24 +- llvm/test/tools/llvm-objdump/malformed-macho.test | 3 - .../llvm-objdump/malformed-unwind-x86_64.test | 5 - llvm/test/tools/llvm-objdump/symbol-table-elf.test | 57 - llvm/test/tools/llvm-objdump/wasm.txt | 23 - .../{ => wasm}/Inputs/corrupt-section.wasm | Bin .../{ => wasm}/Inputs/trivial.obj.wasm | Bin .../wasm/file-headers-unsupported.test | 3 + .../{WebAssembly => wasm}/lit.local.cfg | 0 .../{WebAssembly => wasm}/relocations.test | 0 .../test/tools/llvm-objdump/wasm/symbol-table.test | 9 + .../{ => wasm}/wasm-corrupt-section.test | 0 llvm/test/tools/llvm-objdump/wasm/wasm.txt | 23 + .../tools/llvm-objdump/xcoff-disassemble-all.test | 55 - .../tools/llvm-readobj/COFF/Inputs/has-cet.exe | Bin 0 -> 94720 bytes llvm/test/tools/llvm-readobj/COFF/cetcompat.test | 16 + .../ELF/AArch64/aarch64-note-gnu-property.s | 3 +- llvm/test/tools/llvm-readobj/ELF/all.test | 4 +- .../llvm-readobj/ELF/amdgpu-elf-definitions.test | 2 +- llvm/test/tools/llvm-readobj/ELF/basic.test | 2 +- .../llvm-readobj/ELF/broken-dynamic-reloc.test | 27 +- llvm/test/tools/llvm-readobj/ELF/demangle.test | 2 - .../llvm-readobj/ELF/dynamic-no-pt-dynamic.test | 2 +- .../ELF/dynamic-reloc-no-section-headers.test | 3 +- llvm/test/tools/llvm-readobj/ELF/file-headers.test | 6 +- .../test/tools/llvm-readobj/ELF/gnu-note-size.test | 4 +- llvm/test/tools/llvm-readobj/ELF/gnu-notes.test | 13 +- llvm/test/tools/llvm-readobj/ELF/hash-symbols.test | 2 - llvm/test/tools/llvm-readobj/ELF/loadname.test | 3 +- llvm/test/tools/llvm-readobj/ELF/no-action.test | 2 +- llvm/test/tools/llvm-readobj/ELF/note-amd.s | 9 +- llvm/test/tools/llvm-readobj/ELF/note-amdgpu.test | 3 +- .../tools/llvm-readobj/ELF/note-core-ntfile.test | 1 + llvm/test/tools/llvm-readobj/ELF/note-core.test | 1 + llvm/test/tools/llvm-readobj/ELF/note-freebsd.s | 9 +- llvm/test/tools/llvm-readobj/ELF/note-generic.s | 12 +- .../tools/llvm-readobj/ELF/note-gnu-property.s | 3 +- .../tools/llvm-readobj/ELF/note-gnu-property2.s | 3 +- llvm/test/tools/llvm-readobj/ELF/note-unknown.s | 6 +- llvm/test/tools/llvm-readobj/ELF/ppc64-glink.test | 2 +- .../tools/llvm-readobj/ELF/program-headers.test | 4 +- .../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 369 +- .../llvm-readobj/ELF/reloc-types-elf-arm.test | 396 +- .../llvm-readobj/ELF/reloc-types-elf-lanai.test | 21 +- .../llvm-readobj/ELF/reloc-types-elf-mips.test | 156 +- .../llvm-readobj/ELF/reloc-types-elf-mips64.test | 360 +- .../llvm-readobj/ELF/reloc-types-elf-ppc64.test | 279 +- .../tools/llvm-readobj/ELF/relocation-errors.test | 6 +- llvm/test/tools/llvm-readobj/ELF/relocations.test | 12 +- llvm/test/tools/llvm-readobj/archive.test | 4 +- llvm/test/tools/llvm-readobj/thin-archive.test | 10 +- llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes .../tools/obj2yaml/call-graph-profile-section.yaml | 79 +- .../duplicate-symbol-and-section-names.test | 4 +- .../test/tools/obj2yaml/elf-ppc64-relocations.yaml | 552 +- llvm/test/tools/obj2yaml/missing_symtab.test | 5 - llvm/test/tools/obj2yaml/no-symbol-reloc.test | 6 +- llvm/test/tools/obj2yaml/relocation-addend.yaml | 106 + llvm/test/tools/obj2yaml/relocation-type.yaml | 52 + .../obj2yaml/relocation-unsupported-machine.yaml | 35 - llvm/test/tools/yaml2obj/ELF/custom-fill.yaml | 2 - .../tools/yaml2obj/ELF/duplicate-symbol-names.yaml | 3 +- .../tools/yaml2obj/ELF/dynamic-relocations.yaml | 3 +- .../tools/yaml2obj/ELF/dynamic-section-i386.yaml | 2 - llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +- .../tools/yaml2obj/ELF/program-header-address.yaml | 56 + .../test/tools/yaml2obj/ELF/relocation-addend.yaml | 141 + .../ELF/relocation-explicit-symbol-index.yaml | 2 - .../yaml2obj/ELF/relocation-missing-symbol.yaml | 2 - llvm/test/tools/yaml2obj/ELF/relocation-type.yaml | 36 + .../ELF/relocation-unsupported-machine.yaml | 24 - llvm/test/tools/yaml2obj/ELF/symbol-name.yaml | 3 +- llvm/tools/dsymutil/BinaryHolder.h | 1 + llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +- llvm/tools/dsymutil/MachODebugMapParser.cpp | 2 +- llvm/tools/gold/gold-plugin.cpp | 14 +- llvm/tools/llc/CMakeLists.txt | 1 + llvm/tools/llc/llc.cpp | 43 +- llvm/tools/lli/CMakeLists.txt | 1 + llvm/tools/lli/lli.cpp | 41 +- llvm/tools/llvm-ar/llvm-ar.cpp | 1 + llvm/tools/llvm-c-test/debuginfo.c | 8 +- llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +- llvm/tools/llvm-dwarfdump/llvm-dwarfdump.cpp | 12 +- llvm/tools/llvm-dwp/llvm-dwp.cpp | 6 +- llvm/tools/llvm-exegesis/lib/LlvmState.cpp | 1 + llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +- llvm/tools/llvm-jitlink/llvm-jitlink-macho.cpp | 2 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 9 +- llvm/tools/llvm-lto/CMakeLists.txt | 5 +- llvm/tools/llvm-lto/llvm-lto.cpp | 30 +- llvm/tools/llvm-lto2/CMakeLists.txt | 1 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +- llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 + .../llvm-mc-assemble-fuzzer.cpp | 12 +- llvm/tools/llvm-mc/CMakeLists.txt | 1 + llvm/tools/llvm-mc/llvm-mc.cpp | 6 +- llvm/tools/llvm-mca/llvm-mca.cpp | 8 +- llvm/tools/llvm-ml/llvm-ml.cpp | 6 +- llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 1 + llvm/tools/llvm-objdump/llvm-objdump.cpp | 51 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +- llvm/tools/llvm-readobj/COFFDumper.cpp | 53 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 33 +- llvm/tools/llvm-xray/xray-graph.cpp | 29 +- llvm/tools/lto/CMakeLists.txt | 4 +- llvm/tools/lto/lto.cpp | 35 +- llvm/tools/opt/opt.cpp | 57 +- llvm/unittests/ADT/APFloatTest.cpp | 194 + llvm/unittests/Analysis/ProfileSummaryInfoTest.cpp | 34 +- llvm/unittests/BinaryFormat/MachOTest.cpp | 4 - .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 1163 + .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 36 + .../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 282 + llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +- llvm/unittests/FuzzMutate/OperationsTest.cpp | 4 +- llvm/unittests/IR/CMakeLists.txt | 1 + llvm/unittests/IR/KnowledgeRetentionTest.cpp | 512 + llvm/unittests/IR/MetadataTest.cpp | 31 +- llvm/unittests/IR/PatternMatch.cpp | 16 + llvm/unittests/IR/VerifierTest.cpp | 2 +- llvm/unittests/Object/ArchiveTest.cpp | 93 + llvm/unittests/Object/CMakeLists.txt | 1 + llvm/unittests/Support/ARMAttributeParser.cpp | 41 +- llvm/unittests/Support/AlignmentTest.cpp | 7 + llvm/unittests/Support/CommandLineTest.cpp | 1 + llvm/unittests/Support/Host.cpp | 13 + llvm/unittests/Support/TargetParserTest.cpp | 14 +- llvm/unittests/Target/ARM/MachineInstrTest.cpp | 20 + llvm/unittests/TextAPI/TextStubV3Tests.cpp | 25 + llvm/unittests/TextAPI/TextStubV4Tests.cpp | 22 + llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 - .../Transforms/Utils/KnowledgeRetentionTest.cpp | 389 - .../Transforms/Vectorize/VPlanHCFGTest.cpp | 40 + llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 32 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 42 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 4 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 64 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 77 +- llvm/utils/TableGen/RegisterBankEmitter.cpp | 95 +- llvm/utils/TableGen/SubtargetFeatureInfo.cpp | 54 +- llvm/utils/gdb-scripts/prettyprinters.py | 65 +- llvm/utils/gn/build/BUILD.gn | 6 + llvm/utils/gn/secondary/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 + .../clang-tidy/cppcoreguidelines/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/fuchsia/BUILD.gn | 1 - .../clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn | 18 + .../clang-tidy/portability/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/utils/BUILD.gn | 2 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 37 +- llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 3 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 2 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 22 +- llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 2 + .../gn/secondary/clang/unittests/AST/BUILD.gn | 3 +- .../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 5 + .../llvm/lib/DebugInfo/PDB/enable_dia.gni | 2 +- .../llvm/lib/ExecutionEngine/Orc/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/Hexagon/BUILD.gn | 3 - .../gn/secondary/llvm/lib/Target/PowerPC/BUILD.gn | 1 + .../llvm/lib/Target/PowerPC/MCTargetDesc/BUILD.gn | 1 - .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 - llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Object/BUILD.gn | 1 + .../llvm/unittests/Transforms/Utils/BUILD.gn | 1 - llvm/utils/lit/lit/Test.py | 4 + llvm/utils/lit/lit/TestRunner.py | 39 +- llvm/utils/lit/lit/main.py | 2 +- .../allow-retries/does-not-succeed-within-limit.py | 3 + llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg | 9 + .../more-than-one-allow-retries-lines.py | 4 + .../Inputs/allow-retries/not-a-valid-integer.py | 3 + .../Inputs/allow-retries/succeeds-within-limit.py | 24 + .../lit/tests/Inputs/test_retry_attempts/lit.cfg | 10 + .../lit/tests/Inputs/test_retry_attempts/test.py | 22 + .../Inputs/testrunner-custom-parsers/test.txt | 3 + llvm/utils/lit/tests/allow-retries.py | 41 + llvm/utils/lit/tests/selecting.py | 2 +- llvm/utils/lit/tests/unit/TestRunner.py | 12 + llvm/utils/vim/syntax/llvm.vim | 1 + llvm/utils/vscode/README | 20 +- llvm/utils/vscode/llvm/.gitignore | 4 + llvm/utils/vscode/llvm/.vscodeignore | 7 + llvm/utils/vscode/llvm/CHANGELOG.md | 9 + llvm/utils/vscode/llvm/README.md | 46 + .../language-configuration-tablegen.json} | 0 llvm/utils/vscode/llvm/language-configuration.json | 26 + llvm/utils/vscode/llvm/package-lock.json | 323 + llvm/utils/vscode/llvm/package.json | 122 + llvm/utils/vscode/llvm/src/extension.ts | 15 + llvm/utils/vscode/llvm/src/litTaskProvider.ts | 79 + .../syntaxes/TableGen.tmLanguage | 0 llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml | 331 + llvm/utils/vscode/llvm/tsconfig.json | 20 + llvm/utils/vscode/llvm/vsc-extension-quickstart.md | 29 + llvm/utils/vscode/tablegen/.vscode/launch.json | 13 - llvm/utils/vscode/tablegen/CHANGELOG.md | 4 - llvm/utils/vscode/tablegen/README.md | 13 - llvm/utils/vscode/tablegen/package.json | 26 - .../vscode/tablegen/vsc-extension-quickstart.md | 27 - mlir/.clang-tidy | 21 +- mlir/CMakeLists.txt | 10 +- mlir/cmake/modules/AddMLIR.cmake | 13 +- mlir/cmake/modules/CMakeLists.txt | 41 +- mlir/cmake/modules/MLIRConfig.cmake.in | 35 + mlir/docs/CMakeLists.txt | 11 - mlir/docs/CreatingADialect.md | 158 + mlir/docs/DialectConversion.md | 2 +- mlir/docs/Dialects/Affine.md | 3 +- mlir/docs/Dialects/SPIR-V.md | 36 +- mlir/docs/Dialects/Vector.md | 6 +- mlir/docs/LangRef.md | 5 +- mlir/docs/OpDefinitions.md | 2 +- mlir/docs/QuickstartRewrites.md | 8 +- mlir/docs/RationaleLinalgDialect.md | 4 +- mlir/docs/ShapeInference.md | 2 +- mlir/docs/Traits.md | 6 - mlir/docs/Tutorials/Toy/Ch-2.md | 24 +- mlir/docs/Tutorials/Toy/Ch-3.md | 6 +- mlir/docs/Tutorials/Toy/Ch-4.md | 2 +- mlir/docs/Tutorials/Toy/Ch-5.md | 4 +- mlir/examples/toy/Ch2/CMakeLists.txt | 6 +- mlir/examples/toy/Ch2/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch2/include/toy/Ops.td | 4 +- mlir/examples/toy/Ch3/CMakeLists.txt | 7 +- mlir/examples/toy/Ch3/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch3/include/toy/Ops.td | 5 +- mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch4/CMakeLists.txt | 11 +- mlir/examples/toy/Ch4/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch4/include/toy/Ops.td | 6 +- mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch4/toyc.cpp | 1 - mlir/examples/toy/Ch5/CMakeLists.txt | 12 +- mlir/examples/toy/Ch5/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch5/include/toy/Ops.td | 6 +- mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch5/toyc.cpp | 1 - mlir/examples/toy/Ch6/CMakeLists.txt | 12 +- mlir/examples/toy/Ch6/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch6/include/toy/Ops.td | 6 +- mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch6/toyc.cpp | 1 - mlir/examples/toy/Ch7/CMakeLists.txt | 11 +- mlir/examples/toy/Ch7/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch7/include/toy/Ops.td | 11 +- mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch7/toyc.cpp | 1 - mlir/include/mlir/Analysis/AffineStructures.h | 76 +- mlir/include/mlir/Analysis/CMakeLists.txt | 9 - mlir/include/mlir/Analysis/CallGraph.h | 3 + mlir/include/mlir/Analysis/CallInterfaces.h | 30 - mlir/include/mlir/Analysis/CallInterfaces.td | 90 - mlir/include/mlir/Analysis/InferTypeOpInterface.h | 121 - mlir/include/mlir/CMakeLists.txt | 3 +- .../GPUToVulkan/ConvertGPUToVulkanPass.h | 5 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 9 - .../StandardToStandard/StandardToStandard.h | 31 + .../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 8 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 68 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.td | 72 +- mlir/include/mlir/Dialect/AffineOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/CMakeLists.txt | 4 +- .../include/mlir/Dialect/FxpMathOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.h | 7 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 7 +- mlir/include/mlir/Dialect/GPU/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/GPU/GPUDialect.h | 48 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 58 +- mlir/include/mlir/Dialect/GPU/Utils.h | 44 + mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 5 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 29 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 16 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 227 +- mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 9 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 1 + mlir/include/mlir/Dialect/LLVMIR/ROCDLDialect.h | 8 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 1 + .../Dialect/LLVMIR/Transforms/LegalizeForExport.h | 34 + mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 3 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 3 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 35 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 12 +- .../Linalg/Transforms/LinalgTransformPatterns.td | 10 +- mlir/include/mlir/Dialect/LoopOps/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 9 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 74 +- mlir/include/mlir/Dialect/OpenMP/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/OpenMP/OpenMPDialect.h | 8 +- mlir/include/mlir/Dialect/Quant/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h | 67 + mlir/include/mlir/Dialect/Quant/Passes.h | 41 + mlir/include/mlir/Dialect/Quant/QuantOps.h | 32 + mlir/include/mlir/Dialect/Quant/QuantOps.td | 284 + mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 71 + mlir/include/mlir/Dialect/Quant/QuantTypes.h | 402 + mlir/include/mlir/Dialect/Quant/QuantizeUtils.h | 61 + mlir/include/mlir/Dialect/Quant/UniformSupport.h | 218 + mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt | 1 - .../mlir/Dialect/QuantOps/FakeQuantSupport.h | 67 - mlir/include/mlir/Dialect/QuantOps/Passes.h | 41 - mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 41 - mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 258 - .../mlir/Dialect/QuantOps/QuantPredicates.td | 63 - mlir/include/mlir/Dialect/QuantOps/QuantTypes.h | 402 - mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h | 61 - .../include/mlir/Dialect/QuantOps/UniformSupport.h | 218 - mlir/include/mlir/Dialect/SPIRV/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/SPIRV/Passes.h | 24 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h | 137 + .../mlir/Dialect/SPIRV/SPIRVAvailability.td | 3 + mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 107 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBinaryUtils.h | 6 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 3 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 1 + .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 65 +- mlir/include/mlir/Dialect/SPIRV/SPIRVDialect.h | 62 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 1 + mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 37 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h | 3 + mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 1 + .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 46 +- mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 118 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 111 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 8 +- mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/Shape/IR/Shape.h | 13 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 70 +- .../mlir/Dialect/StandardOps/IR/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 17 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 119 +- .../mlir/Dialect/Utils/StructuredOpsUtils.h | 22 + mlir/include/mlir/Dialect/Vector/CMakeLists.txt | 5 + mlir/include/mlir/Dialect/Vector/EDSC/Builders.h | 53 + mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h | 25 + mlir/include/mlir/Dialect/Vector/VectorOps.h | 79 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 1401 + .../VectorTransformPatterns.td | 0 .../include/mlir/Dialect/Vector/VectorTransforms.h | 74 + mlir/include/mlir/Dialect/Vector/VectorUtils.h | 158 + mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt | 5 - .../include/mlir/Dialect/VectorOps/EDSC/Builders.h | 53 - .../mlir/Dialect/VectorOps/EDSC/Intrinsics.h | 25 - mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 76 - mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 1344 - .../mlir/Dialect/VectorOps/VectorTransforms.h | 74 - mlir/include/mlir/Dialect/VectorOps/VectorUtils.h | 158 - mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 22 +- .../include/mlir/ExecutionEngine/ExecutionEngine.h | 18 +- mlir/include/mlir/ExecutionEngine/RunnerUtils.h | 2 + mlir/include/mlir/IR/AffineExpr.h | 9 +- mlir/include/mlir/IR/AffineMap.h | 8 +- mlir/include/mlir/IR/Block.h | 16 +- mlir/include/mlir/IR/Builders.h | 1 + mlir/include/mlir/IR/Dialect.h | 83 +- mlir/include/mlir/IR/DialectHooks.h | 57 +- mlir/include/mlir/IR/Function.h | 2 +- mlir/include/mlir/IR/Matchers.h | 34 +- mlir/include/mlir/IR/OpBase.td | 75 +- mlir/include/mlir/IR/OpDefinition.h | 179 +- mlir/include/mlir/IR/OpImplementation.h | 28 +- mlir/include/mlir/IR/Operation.h | 56 +- mlir/include/mlir/IR/OperationSupport.h | 29 +- mlir/include/mlir/IR/PatternMatch.h | 129 +- mlir/include/mlir/IR/Types.h | 5 +- mlir/include/mlir/IR/UseDefLists.h | 7 - mlir/include/mlir/InitAllDialects.h | 8 +- mlir/include/mlir/InitAllPasses.h | 10 +- mlir/include/mlir/Interfaces/CMakeLists.txt | 29 + mlir/include/mlir/Interfaces/CallInterfaces.h | 30 + mlir/include/mlir/Interfaces/CallInterfaces.td | 90 + .../mlir/Interfaces/ControlFlowInterfaces.h | 43 + .../mlir/Interfaces/ControlFlowInterfaces.td | 85 + .../mlir/Interfaces/DerivedAttributeOpInterface.h | 22 + .../mlir/Interfaces/DerivedAttributeOpInterface.td | 37 + .../include/mlir/Interfaces/InferTypeOpInterface.h | 121 + .../InferTypeOpInterface.td | 0 mlir/include/mlir/Interfaces/LoopLikeInterface.h | 24 + mlir/include/mlir/Interfaces/LoopLikeInterface.td | 49 + mlir/include/mlir/Interfaces/SideEffects.h | 235 + mlir/include/mlir/Interfaces/SideEffects.td | 207 + mlir/include/mlir/Pass/Pass.h | 21 +- mlir/include/mlir/Pass/PassOptions.h | 60 +- .../include/mlir/Quantizer/Support/Configuration.h | 2 +- mlir/include/mlir/Quantizer/Support/Metadata.h | 2 +- mlir/include/mlir/TableGen/Attribute.h | 4 + mlir/include/mlir/TableGen/Dialect.h | 19 + mlir/include/mlir/TableGen/Operator.h | 31 + mlir/include/mlir/TableGen/SideEffects.h | 55 + .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 4 + mlir/include/mlir/Transforms/CMakeLists.txt | 6 - mlir/include/mlir/Transforms/DialectConversion.h | 94 +- mlir/include/mlir/Transforms/FoldUtils.h | 3 + mlir/include/mlir/Transforms/LoopLikeInterface.h | 26 - mlir/include/mlir/Transforms/LoopLikeInterface.td | 49 - mlir/include/mlir/Transforms/LoopUtils.h | 45 +- .../include/mlir/Transforms/SideEffectsInterface.h | 64 - mlir/lib/Analysis/AffineStructures.cpp | 97 +- mlir/lib/Analysis/CMakeLists.txt | 31 +- mlir/lib/Analysis/CallGraph.cpp | 25 +- mlir/lib/Analysis/InferTypeOpInterface.cpp | 61 - mlir/lib/Analysis/LoopAnalysis.cpp | 6 +- mlir/lib/Analysis/Utils.cpp | 5 +- mlir/lib/Analysis/Verifier.cpp | 12 +- mlir/lib/CMakeLists.txt | 1 + .../AffineToStandard/AffineToStandard.cpp | 88 +- .../lib/Conversion/AffineToStandard/CMakeLists.txt | 13 +- mlir/lib/Conversion/CMakeLists.txt | 1 + .../GPUCommon/IndexIntrinsicsOpLowering.h | 6 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 6 +- mlir/lib/Conversion/GPUToCUDA/CMakeLists.txt | 12 + mlir/lib/Conversion/GPUToNVVM/CMakeLists.txt | 7 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 446 +- mlir/lib/Conversion/GPUToROCDL/CMakeLists.txt | 1 + mlir/lib/Conversion/GPUToSPIRV/CMakeLists.txt | 7 +- .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 78 +- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 9 +- mlir/lib/Conversion/GPUToVulkan/CMakeLists.txt | 3 + .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 173 + .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 325 +- mlir/lib/Conversion/LinalgToLLVM/CMakeLists.txt | 4 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 65 +- mlir/lib/Conversion/LinalgToSPIRV/CMakeLists.txt | 1 + .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 14 +- .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 10 +- mlir/lib/Conversion/LoopToStandard/CMakeLists.txt | 12 +- .../LoopToStandard/ConvertLoopToStandard.cpp | 32 +- mlir/lib/Conversion/LoopsToGPU/CMakeLists.txt | 22 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 20 +- mlir/lib/Conversion/StandardToLLVM/CMakeLists.txt | 12 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 389 +- mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 8 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 538 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 9 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 24 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.td | 53 - .../Conversion/StandardToStandard/CMakeLists.txt | 13 + .../StandardToStandard/StandardToStandard.cpp | 49 + mlir/lib/Conversion/VectorToLLVM/CMakeLists.txt | 6 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 263 +- mlir/lib/Conversion/VectorToLoops/CMakeLists.txt | 4 +- .../VectorToLoops/ConvertVectorToLoops.cpp | 14 +- mlir/lib/Dialect/AffineOps/AffineOps.cpp | 88 +- mlir/lib/Dialect/AffineOps/CMakeLists.txt | 11 +- mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp | 6 +- mlir/lib/Dialect/CMakeLists.txt | 12 +- mlir/lib/Dialect/FxpMathOps/CMakeLists.txt | 12 +- mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +- .../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 30 +- .../FxpMathOps/Transforms/UniformKernelUtils.h | 6 +- mlir/lib/Dialect/GPU/CMakeLists.txt | 17 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 12 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 35 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 194 +- mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 50 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 108 +- mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt | 10 + .../LLVMIR/Transforms/LegalizeForExport.cpp | 73 + mlir/lib/Dialect/Linalg/Analysis/CMakeLists.txt | 17 +- mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt | 23 +- mlir/lib/Dialect/Linalg/IR/CMakeLists.txt | 17 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 18 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 38 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 22 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 121 +- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 30 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 6 + mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 18 +- mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt | 25 +- mlir/lib/Dialect/LoopOps/CMakeLists.txt | 11 +- mlir/lib/Dialect/LoopOps/LoopOps.cpp | 50 +- mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt | 7 +- .../LoopOps/Transforms/ParallelLoopFusion.cpp | 15 +- mlir/lib/Dialect/OpenMP/CMakeLists.txt | 10 +- mlir/lib/Dialect/Quant/CMakeLists.txt | 26 + mlir/lib/Dialect/Quant/IR/QuantOps.cpp | 96 + mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 355 + .../Dialect/{QuantOps => Quant}/IR/TypeDetail.h | 0 mlir/lib/Dialect/Quant/IR/TypeParser.cpp | 382 + mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp | 112 + .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 149 + mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 175 + mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 148 + mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp | 102 + mlir/lib/Dialect/QuantOps/CMakeLists.txt | 28 - mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 46 - mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp | 355 - mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp | 382 - .../Dialect/QuantOps/Transforms/ConvertConst.cpp | 112 - .../QuantOps/Transforms/ConvertSimQuant.cpp | 149 - .../Dialect/QuantOps/Utils/FakeQuantSupport.cpp | 175 - mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp | 148 - mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp | 102 - mlir/lib/Dialect/SDBM/CMakeLists.txt | 6 +- mlir/lib/Dialect/SPIRV/CMakeLists.txt | 14 +- mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +- mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp | 220 + mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 65 +- mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 190 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 489 +- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 225 +- mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 340 +- .../lib/Dialect/SPIRV/Serialization/CMakeLists.txt | 11 +- .../Dialect/SPIRV/Serialization/Deserializer.cpp | 78 +- .../SPIRV/Serialization/SPIRVBinaryUtils.cpp | 25 +- .../lib/Dialect/SPIRV/Serialization/Serializer.cpp | 29 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 202 +- mlir/lib/Dialect/SPIRV/Transforms/CMakeLists.txt | 2 + .../DecorateSPIRVCompositeTypeLayoutPass.cpp | 12 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 66 +- .../lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp | 184 + mlir/lib/Dialect/Shape/CMakeLists.txt | 14 +- mlir/lib/Dialect/Shape/DialectRegistration.cpp | 13 - mlir/lib/Dialect/Shape/IR/Shape.cpp | 116 + mlir/lib/Dialect/StandardOps/CMakeLists.txt | 12 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 169 +- mlir/lib/Dialect/Vector/CMakeLists.txt | 23 + mlir/lib/Dialect/Vector/EDSC/Builders.cpp | 41 + mlir/lib/Dialect/Vector/VectorOps.cpp | 1667 + mlir/lib/Dialect/Vector/VectorTransforms.cpp | 1359 + mlir/lib/Dialect/Vector/VectorUtils.cpp | 278 + mlir/lib/Dialect/VectorOps/CMakeLists.txt | 14 - mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp | 41 - mlir/lib/Dialect/VectorOps/VectorOps.cpp | 1683 - mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 1193 - mlir/lib/Dialect/VectorOps/VectorUtils.cpp | 278 - mlir/lib/EDSC/CMakeLists.txt | 4 +- mlir/lib/ExecutionEngine/CMakeLists.txt | 8 +- mlir/lib/ExecutionEngine/CRunnerUtils.cpp | 2 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 24 +- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 29 +- mlir/lib/IR/AffineExpr.cpp | 80 +- mlir/lib/IR/AffineMap.cpp | 13 +- mlir/lib/IR/AsmPrinter.cpp | 108 +- mlir/lib/IR/Block.cpp | 31 +- mlir/lib/IR/Builders.cpp | 16 +- mlir/lib/IR/CMakeLists.txt | 13 +- mlir/lib/IR/Dialect.cpp | 34 +- mlir/lib/IR/MLIRContext.cpp | 5 + mlir/lib/IR/Operation.cpp | 215 +- mlir/lib/IR/OperationSupport.cpp | 17 +- mlir/lib/IR/PatternMatch.cpp | 9 +- mlir/lib/IR/StandardTypes.cpp | 2 + mlir/lib/Interfaces/CMakeLists.txt | 92 + mlir/lib/Interfaces/CallInterfaces.cpp | 17 + mlir/lib/Interfaces/ControlFlowInterfaces.cpp | 101 + .../lib/Interfaces/DerivedAttributeOpInterface.cpp | 19 + mlir/lib/Interfaces/InferTypeOpInterface.cpp | 61 + mlir/lib/Interfaces/LoopLikeInterface.cpp | 18 + mlir/lib/Interfaces/SideEffects.cpp | 98 + mlir/lib/Parser/CMakeLists.txt | 8 +- mlir/lib/Parser/Parser.cpp | 116 +- mlir/lib/Pass/CMakeLists.txt | 9 +- mlir/lib/Quantizer/CMakeLists.txt | 27 +- .../lib/Quantizer/Configurations/FxpMathConfig.cpp | 6 +- mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +- .../Transforms/AddDefaultStatsTestPass.cpp | 4 +- .../Transforms/InferQuantizedTypesPass.cpp | 4 +- .../Transforms/RemoveInstrumentationPass.cpp | 8 +- mlir/lib/Support/CMakeLists.txt | 22 +- mlir/lib/TableGen/Attribute.cpp | 4 + mlir/lib/TableGen/CMakeLists.txt | 6 +- mlir/lib/TableGen/Dialect.cpp | 28 + mlir/lib/TableGen/Operator.cpp | 37 +- mlir/lib/TableGen/SideEffects.cpp | 51 + mlir/lib/Target/CMakeLists.txt | 29 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 60 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 14 +- .../Transforms/AffineLoopInvariantCodeMotion.cpp | 1 - mlir/lib/Transforms/CMakeLists.txt | 12 +- mlir/lib/Transforms/CSE.cpp | 20 +- mlir/lib/Transforms/DialectConversion.cpp | 59 +- mlir/lib/Transforms/Inliner.cpp | 385 +- mlir/lib/Transforms/LoopCoalescing.cpp | 1 - mlir/lib/Transforms/LoopFusion.cpp | 1 - mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 63 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 81 +- mlir/lib/Transforms/Utils/CMakeLists.txt | 7 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 8 +- .../Utils/GreedyPatternRewriteDriver.cpp | 14 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 1 - mlir/lib/Transforms/Utils/LoopUtils.cpp | 191 +- mlir/lib/Transforms/Utils/RegionUtils.cpp | 59 +- mlir/lib/Transforms/Utils/Utils.cpp | 1 - mlir/lib/Transforms/Vectorize.cpp | 4 +- mlir/lib/Translation/CMakeLists.txt | 8 +- mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 72 +- mlir/test/Conversion/GPUToSPIRV/builtins.mlir | 16 +- mlir/test/Conversion/GPUToSPIRV/if.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 16 +- mlir/test/Conversion/GPUToSPIRV/loop.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/simple.mlir | 5 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 78 +- .../lower-gpu-launch-vulkan-launch.mlir | 32 + .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 8 +- mlir/test/Conversion/LoopsToGPU/parallel_loop.mlir | 6 +- .../StandardToLLVM/convert-to-llvmir.mlir | 13 - .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 462 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 597 + .../StandardToSPIRV/subview-to-spirv.mlir | 9 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 141 +- mlir/test/Conversion/convert-to-cfg.mlir | 20 +- mlir/test/Dialect/AffineOps/canonicalize.mlir | 2 +- mlir/test/Dialect/AffineOps/invalid.mlir | 4 +- mlir/test/Dialect/GPU/all-reduce-max.mlir | 203 + mlir/test/Dialect/GPU/invalid.mlir | 8 + mlir/test/Dialect/GPU/outlining.mlir | 24 + mlir/test/Dialect/LLVMIR/invalid.mlir | 7 + mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 31 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 11 + mlir/test/Dialect/Linalg/fusion.mlir | 18 +- mlir/test/Dialect/Linalg/invalid.mlir | 21 +- mlir/test/Dialect/Linalg/llvm.mlir | 26 +- mlir/test/Dialect/Linalg/loops.mlir | 47 +- mlir/test/Dialect/Linalg/promote.mlir | 18 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 24 +- mlir/test/Dialect/Linalg/tile.mlir | 64 +- mlir/test/Dialect/Linalg/tile_conv.mlir | 6 +- mlir/test/Dialect/Linalg/tile_parallel.mlir | 18 +- mlir/test/Dialect/Linalg/transform-patterns.mlir | 6 +- mlir/test/Dialect/Loops/invalid.mlir | 86 +- mlir/test/Dialect/Loops/ops.mlir | 32 +- .../Dialect/{QuantOps => Quant}/canonicalize.mlir | 0 .../Dialect/{QuantOps => Quant}/convert-const.mlir | 0 .../convert-fakequant-invalid.mlir | 0 .../{QuantOps => Quant}/convert-fakequant.mlir | 0 .../{QuantOps => Quant}/parse-any-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-any.mlir | 0 .../{QuantOps => Quant}/parse-ops-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-ops.mlir | 0 .../{QuantOps => Quant}/parse-uniform-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-uniform.mlir | 0 mlir/test/Dialect/Quant/quant_region.mlir | 101 + .../SPIRV/Serialization/arithmetic-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/array.mlir | 4 +- .../Dialect/SPIRV/Serialization/atomic-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/barrier.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/bit-ops.mlir | 2 +- .../test/Dialect/SPIRV/Serialization/cast-ops.mlir | 4 +- .../Dialect/SPIRV/Serialization/composite-op.mlir | 2 +- .../test/Dialect/SPIRV/Serialization/constant.mlir | 2 +- .../Dialect/SPIRV/Serialization/entry-point.mlir | 4 +- .../SPIRV/Serialization/execution-mode.mlir | 2 +- .../Dialect/SPIRV/Serialization/function-call.mlir | 2 +- .../SPIRV/Serialization/global-variable.mlir | 6 +- .../test/Dialect/SPIRV/Serialization/glsl-ops.mlir | 2 +- .../Dialect/SPIRV/Serialization/group-ops.mlir | 2 +- .../Dialect/SPIRV/Serialization/logical-ops.mlir | 4 +- mlir/test/Dialect/SPIRV/Serialization/loop.mlir | 12 +- .../Dialect/SPIRV/Serialization/memory-ops.mlir | 6 +- mlir/test/Dialect/SPIRV/Serialization/module.mlir | 24 +- .../SPIRV/Serialization/non-uniform-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/phi.mlir | 24 +- .../Dialect/SPIRV/Serialization/selection.mlir | 8 +- .../Dialect/SPIRV/Serialization/spec-constant.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/struct.mlir | 2 +- .../Dialect/SPIRV/Serialization/terminator.mlir | 2 +- mlir/test/Dialect/SPIRV/Serialization/undef.mlir | 4 +- .../Dialect/SPIRV/Transforms/abi-interface.mlir | 36 + .../Dialect/SPIRV/Transforms/abi-load-store.mlir | 22 +- mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir | 27 - mlir/test/Dialect/SPIRV/Transforms/inlining.mlir | 18 +- .../SPIRV/Transforms/layout-decoration.mlir | 10 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 208 + mlir/test/Dialect/SPIRV/availability.mlir | 24 +- mlir/test/Dialect/SPIRV/control-flow-ops.mlir | 35 +- mlir/test/Dialect/SPIRV/ops.mlir | 17 +- mlir/test/Dialect/SPIRV/structure-ops.mlir | 124 +- mlir/test/Dialect/SPIRV/target-and-abi.mlir | 141 +- mlir/test/Dialect/SPIRV/target-env.mlir | 38 +- mlir/test/Dialect/Shape/ops.mlir | 58 + .../{VectorOps => Vector}/canonicalize.mlir | 0 mlir/test/Dialect/Vector/invalid.mlir | 1055 + mlir/test/Dialect/Vector/ops.mlir | 317 + .../Dialect/Vector/vector-contract-transforms.mlir | 380 + .../vector-slices-transforms.mlir | 0 .../{VectorOps => Vector}/vector-transforms.mlir | 0 mlir/test/Dialect/VectorOps/invalid.mlir | 1020 - mlir/test/Dialect/VectorOps/ops.mlir | 313 - .../VectorOps/vector-contract-transforms.mlir | 252 - mlir/test/EDSC/CMakeLists.txt | 4 +- mlir/test/EDSC/builder-api-test.cpp | 42 +- mlir/test/IR/affine-map.mlir | 14 +- mlir/test/IR/core-ops.mlir | 14 +- mlir/test/IR/invalid-ops.mlir | 2 +- mlir/test/IR/invalid.mlir | 6 +- mlir/test/IR/parser.mlir | 12 +- mlir/test/IR/pretty-region-args.mlir | 14 + mlir/test/IR/test-side-effects.mlir | 20 + mlir/test/IR/traits.mlir | 2 +- mlir/test/SDBM/CMakeLists.txt | 1 + mlir/test/Target/import.ll | 11 + mlir/test/Target/llvmir-intrinsics.mlir | 42 + mlir/test/Target/llvmir.mlir | 22 +- mlir/test/Transforms/affine-data-copy.mlir | 16 +- mlir/test/Transforms/canonicalize-dce.mlir | 6 +- mlir/test/Transforms/canonicalize.mlir | 60 +- mlir/test/Transforms/inlining-dce.mlir | 53 + mlir/test/Transforms/loop-fusion.mlir | 462 +- .../Transforms/loop-invariant-code-motion.mlir | 2 + mlir/test/Transforms/pipeline-data-transfer.mlir | 34 +- mlir/test/Transforms/test-legalizer.mlir | 7 + .../TestVectorTransformPatterns.td | 4 +- mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 47 +- mlir/test/lib/IR/CMakeLists.txt | 7 +- mlir/test/lib/IR/TestSideEffects.cpp | 58 + mlir/test/lib/Pass/CMakeLists.txt | 1 + mlir/test/lib/TestDialect/CMakeLists.txt | 10 +- mlir/test/lib/TestDialect/TestDialect.cpp | 69 +- mlir/test/lib/TestDialect/TestDialect.h | 24 +- mlir/test/lib/TestDialect/TestOps.td | 35 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 63 +- mlir/test/lib/Transforms/CMakeLists.txt | 13 +- mlir/test/lib/Transforms/TestAffineDataCopy.cpp | 26 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 18 +- .../test/lib/Transforms/TestVectorizationUtils.cpp | 2 +- mlir/test/mlir-cuda-runner/all-reduce-and.mlir | 60 + mlir/test/mlir-cuda-runner/all-reduce-max.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-min.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-or.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-xor.mlir | 58 + mlir/test/mlir-tblgen/op-attribute.td | 4 +- mlir/test/mlir-tblgen/op-decl.td | 8 +- mlir/test/mlir-tblgen/op-result.td | 4 +- mlir/test/mlir-tblgen/op-side-effects.td | 26 + mlir/test/mlir-tblgen/types.mlir | 20 +- mlir/test/mlir-vulkan-runner/addf.mlir | 16 +- mlir/tools/CMakeLists.txt | 2 +- mlir/tools/mlir-cpu-runner/CMakeLists.txt | 2 +- mlir/tools/mlir-cuda-runner/CMakeLists.txt | 7 +- mlir/tools/mlir-opt/CMakeLists.txt | 24 +- mlir/tools/mlir-opt/mlir-opt.cpp | 2 + mlir/tools/mlir-shlib/CMakeLists.txt | 42 + .../tools/mlir-shlib/mlir-shlib.cpp | 0 mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 205 + mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 3 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 240 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 120 +- mlir/tools/mlir-tblgen/ReferenceImplGen.cpp | 85 - mlir/tools/mlir-tblgen/RewriterGen.cpp | 81 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 53 +- mlir/tools/mlir-vulkan-runner/CMakeLists.txt | 1 + .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 8 +- .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 140 +- .../Dialect/Quant/QuantizationUtilsTest.cpp | 168 + .../Dialect/QuantOps/QuantizationUtilsTest.cpp | 168 - .../Dialect/SPIRV/DeserializationTest.cpp | 4 +- mlir/unittests/Dialect/SPIRV/SerializationTest.cpp | 5 + .../libomptarget/deviceRTLs/amdgcn/CMakeLists.txt | 1 + .../deviceRTLs/amdgcn/src/amdgcn_locks.hip | 28 + openmp/libomptarget/src/api.cpp | 1 + openmp/libomptarget/src/rtl.h | 59 +- openmp/tools/archer/ompt-tsan.cpp | 2 +- polly/lib/CodeGen/PerfMonitor.cpp | 9 +- pstl/include/pstl/internal/algorithm_impl.h | 12 +- pstl/include/pstl/internal/glue_numeric_defs.h | 2 +- pstl/include/pstl/internal/glue_numeric_impl.h | 18 +- pstl/test/std/numerics/numeric.ops/scan.fail.cpp | 38 + 5201 files changed, 216507 insertions(+), 69251 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.h create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...] create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...] delete mode 100644 clang-tools-extra/clang-tidy/fuchsia/RestrictSystemIncludesCheck.cpp delete mode 100644 clang-tools-extra/clang-tidy/fuchsia/RestrictSystemIncludesCheck.h create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/CMakeLists.txt create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeaders [...] create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeadersCheck.h create mode 100644 clang-tools-extra/clang-tidy/portability/RestrictSystemIncludes [...] create mode 100644 clang-tools-extra/clang-tidy/portability/RestrictSystemIncludesCheck.h create mode 100644 clang-tools-extra/clang-tidy/utils/FileExtensionsUtils.cpp create mode 100644 clang-tools-extra/clang-tidy/utils/FileExtensionsUtils.h delete mode 100644 clang-tools-extra/clang-tidy/utils/HeaderFileExtensionsUtils.cpp delete mode 100644 clang-tools-extra/clang-tidy/utils/HeaderFileExtensionsUtils.h create mode 100644 clang-tools-extra/clangd/README.md delete mode 100644 clang-tools-extra/clangd/clients/clangd-vscode/vsc-extension-qu [...] create mode 100644 clang-tools-extra/docs/_templates/clangd_redirect.html create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-suspicious-in [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cppcoreguidelines-avoi [...] delete mode 100644 clang-tools-extra/docs/clang-tidy/checks/fuchsia-restrict-syste [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/llvmlibc-restrict-syst [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/portability-restrict-s [...] delete mode 100644 clang-tools-extra/docs/clangd/ApplyClangTidyFixInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/ApplyFixInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInEmacsCompanyMode.png delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInSublimeText.png delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInVSCode.png delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInYCM.png delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInsertsNamespaceQua [...] delete mode 100644 clang-tools-extra/docs/clangd/DiagnosticsInEmacsEglot.png delete mode 100644 clang-tools-extra/docs/clangd/ErrorsInVSCode.png delete mode 100644 clang-tools-extra/docs/clangd/FindAllReferencesInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/FormatSelectionInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/GoToDefinitionInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/NavigationWithBreadcrumbsInVSCode.gif delete mode 100644 clang-tools-extra/docs/clangd/OutlineInVSCode.png create mode 100644 clang-tools-extra/docs/clangd/README.txt delete mode 100644 clang-tools-extra/docs/clangd/SignatureHelpInVSCode.gif rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system-in [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang/test/Modules/Inputs/libc-libcxx/include/stdlib.h => clang-tools-extra/t [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{Headers => portability-res [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-suspicious- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-av [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-sp [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unconventional- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] delete mode 100644 clang/docs/AttributeReference.rst create mode 100644 clang/include/clang/AST/ComputeDependence.h create mode 100644 clang/include/clang/AST/DependenceFlags.h delete mode 100644 clang/include/clang/AST/DependencyFlags.h create mode 100644 clang/include/clang/Basic/BuiltinsSVE.def create mode 100644 clang/include/clang/Basic/arm_cde.td create mode 100644 clang/include/clang/Basic/arm_sve.td create mode 100644 clang/lib/AST/ComputeDependence.cpp create mode 100644 clang/lib/Sema/UsedDeclVisitor.h create mode 100644 clang/test/AST/ast-dump-objc-arc-json.m create mode 100644 clang/test/Analysis/cxx-inherited-ctor-is-skipped-as-top-level.cpp create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1_shortform.c create mode 100644 clang/test/CodeGen/arm-cde-gpr.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/ternary.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c create mode 100644 clang/test/CodeGen/attr-loader-uninitialized.c create mode 100644 clang/test/CodeGen/debug-info-sysroot-sdk.c delete mode 100644 clang/test/CodeGen/debug-info-sysroot.c create mode 100644 clang/test/CodeGen/inline-asm-p-constraint.c create mode 100644 clang/test/CodeGen/mdouble.c delete mode 100644 clang/test/CodeGen/weak-global.c delete mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.cu create mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.hip create mode 100644 clang/test/CodeGenCXX/attr-loader-uninitialized.cpp create mode 100644 clang/test/CodeGenCXX/used-decl-visitor.cpp create mode 100644 clang/test/CodeGenCoroutines/coro-return-voidtype-initlist.cpp create mode 100644 clang/test/Driver/cl-options.cu delete mode 100644 clang/test/Driver/darwin-arch-default.c create mode 100644 clang/test/Driver/fmerge-constants.c create mode 100644 clang/test/Driver/mdouble.c create mode 100644 clang/test/Driver/memtag.c create mode 100644 clang/test/Driver/no-common.c create mode 100644 clang/test/Headers/arm-cde-header.c create mode 100644 clang/test/Import/objc-arc/Inputs/cleanup-objects.m create mode 100644 clang/test/Import/objc-arc/test-cleanup-object.m copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/A.h (100%) copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/B.h (100%) create mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/C.h copy clang/test/Modules/Inputs/{relative-import-path => implicit-invalidate-chain} [...] create mode 100644 clang/test/Modules/implicit-invalidate-chain.c create mode 100644 clang/test/OpenMP/target_device_codegen.cpp create mode 100644 clang/test/PCH/cxx2a-constraints.cpp create mode 100644 clang/test/PCH/non-trivial-c-compound-literal.m create mode 100644 clang/test/Parser/asm-qualifiers.c create mode 100644 clang/test/Sema/arm-cde-immediates.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.cpp create mode 100644 clang/test/Sema/builtin-returnaddress.c create mode 100644 clang/test/Sema/sizeless-1.c create mode 100644 clang/test/SemaCXX/sizeless-1.cpp create mode 100644 clang/test/SemaTemplate/undeclared-template.cpp delete mode 100644 clang/unittests/AST/OMPStructuredBlockTest.cpp create mode 100644 clang/unittests/AST/SizelessTypesTest.cpp create mode 100644 clang/unittests/StaticAnalyzer/CheckerRegistration.h create mode 100644 clang/utils/TableGen/SveEmitter.cpp create mode 100644 libc/AOR_v20.02/Makefile create mode 100644 libc/AOR_v20.02/README.md create mode 100644 libc/AOR_v20.02/config.mk create mode 100644 libc/AOR_v20.02/config.mk.dist create mode 100644 libc/AOR_v20.02/math/Dir.mk create mode 100644 libc/AOR_v20.02/math/cosf.c create mode 100644 libc/AOR_v20.02/math/exp.c create mode 100644 libc/AOR_v20.02/math/exp2.c create mode 100644 libc/AOR_v20.02/math/exp2f.c create mode 100644 libc/AOR_v20.02/math/exp2f_data.c create mode 100644 libc/AOR_v20.02/math/exp_data.c create mode 100644 libc/AOR_v20.02/math/expf.c create mode 100644 libc/AOR_v20.02/math/include/mathlib.h create mode 100644 libc/AOR_v20.02/math/log.c create mode 100644 libc/AOR_v20.02/math/log2.c create mode 100644 libc/AOR_v20.02/math/log2_data.c create mode 100644 libc/AOR_v20.02/math/log2f.c create mode 100644 libc/AOR_v20.02/math/log2f_data.c create mode 100644 libc/AOR_v20.02/math/log_data.c create mode 100644 libc/AOR_v20.02/math/logf.c create mode 100644 libc/AOR_v20.02/math/logf_data.c create mode 100644 libc/AOR_v20.02/math/math_config.h create mode 100644 libc/AOR_v20.02/math/math_err.c create mode 100644 libc/AOR_v20.02/math/math_errf.c create mode 100644 libc/AOR_v20.02/math/pow.c create mode 100644 libc/AOR_v20.02/math/pow_log_data.c create mode 100644 libc/AOR_v20.02/math/powf.c create mode 100644 libc/AOR_v20.02/math/powf_log2_data.c create mode 100644 libc/AOR_v20.02/math/s_cos.c create mode 100644 libc/AOR_v20.02/math/s_cosf.c create mode 100644 libc/AOR_v20.02/math/s_exp.c create mode 100644 libc/AOR_v20.02/math/s_exp2f.c create mode 100644 libc/AOR_v20.02/math/s_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/s_expf.c create mode 100644 libc/AOR_v20.02/math/s_expf_1u.c create mode 100644 libc/AOR_v20.02/math/s_log.c create mode 100644 libc/AOR_v20.02/math/s_logf.c create mode 100644 libc/AOR_v20.02/math/s_pow.c create mode 100644 libc/AOR_v20.02/math/s_powf.c create mode 100644 libc/AOR_v20.02/math/s_sin.c create mode 100644 libc/AOR_v20.02/math/s_sinf.c create mode 100644 libc/AOR_v20.02/math/sincosf.c create mode 100644 libc/AOR_v20.02/math/sincosf.h create mode 100644 libc/AOR_v20.02/math/sincosf_data.c create mode 100644 libc/AOR_v20.02/math/sinf.c create mode 100644 libc/AOR_v20.02/math/test/mathbench.c create mode 100644 libc/AOR_v20.02/math/test/mathtest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/dotest.c create mode 100644 libc/AOR_v20.02/math/test/rtest/intern.h create mode 100644 libc/AOR_v20.02/math/test/rtest/main.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.c create mode 100644 libc/AOR_v20.02/math/test/rtest/random.h create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.c create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.h create mode 100644 libc/AOR_v20.02/math/test/rtest/types.h create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.c create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.h create mode 100755 libc/AOR_v20.02/math/test/runulp.sh create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/cosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/expf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2f.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/logf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/pow.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/powf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sincosf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sinf.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/double.tst create mode 100644 libc/AOR_v20.02/math/test/testcases/random/float.tst create mode 100644 libc/AOR_v20.02/math/test/traces/exp.txt create mode 100644 libc/AOR_v20.02/math/test/traces/sincosf.txt create mode 100644 libc/AOR_v20.02/math/test/ulp.c create mode 100644 libc/AOR_v20.02/math/test/ulp.h create mode 100644 libc/AOR_v20.02/math/tools/cos.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/exp2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2.sollya create mode 100644 libc/AOR_v20.02/math/tools/log2_abs.sollya create mode 100644 libc/AOR_v20.02/math/tools/log_abs.sollya create mode 100755 libc/AOR_v20.02/math/tools/plot.py create mode 100755 libc/AOR_v20.02/math/tools/remez.jl create mode 100644 libc/AOR_v20.02/math/tools/sin.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_exp.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_log.sollya create mode 100644 libc/AOR_v20.02/math/tools/v_sin.sollya create mode 100644 libc/AOR_v20.02/math/v_cos.c create mode 100644 libc/AOR_v20.02/math/v_cosf.c create mode 100644 libc/AOR_v20.02/math/v_exp.c create mode 100644 libc/AOR_v20.02/math/v_exp.h create mode 100644 libc/AOR_v20.02/math/v_exp2f.c create mode 100644 libc/AOR_v20.02/math/v_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/v_exp_data.c create mode 100644 libc/AOR_v20.02/math/v_expf.c create mode 100644 libc/AOR_v20.02/math/v_expf_1u.c create mode 100644 libc/AOR_v20.02/math/v_log.c create mode 100644 libc/AOR_v20.02/math/v_log.h create mode 100644 libc/AOR_v20.02/math/v_log_data.c create mode 100644 libc/AOR_v20.02/math/v_logf.c create mode 100644 libc/AOR_v20.02/math/v_math.h create mode 100644 libc/AOR_v20.02/math/v_pow.c create mode 100644 libc/AOR_v20.02/math/v_powf.c create mode 100644 libc/AOR_v20.02/math/v_sin.c create mode 100644 libc/AOR_v20.02/math/v_sinf.c create mode 100644 libc/AOR_v20.02/math/vn_cos.c create mode 100644 libc/AOR_v20.02/math/vn_cosf.c create mode 100644 libc/AOR_v20.02/math/vn_exp.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f.c create mode 100644 libc/AOR_v20.02/math/vn_exp2f_1u.c create mode 100644 libc/AOR_v20.02/math/vn_expf.c create mode 100644 libc/AOR_v20.02/math/vn_expf_1u.c create mode 100644 libc/AOR_v20.02/math/vn_log.c create mode 100644 libc/AOR_v20.02/math/vn_logf.c create mode 100644 libc/AOR_v20.02/math/vn_pow.c create mode 100644 libc/AOR_v20.02/math/vn_powf.c create mode 100644 libc/AOR_v20.02/math/vn_sin.c create mode 100644 libc/AOR_v20.02/math/vn_sinf.c create mode 100644 libc/AOR_v20.02/networking/Dir.mk create mode 100644 libc/AOR_v20.02/networking/aarch64/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/arm/chksum_simd.c create mode 100644 libc/AOR_v20.02/networking/chksum.c create mode 100644 libc/AOR_v20.02/networking/chksum_common.h create mode 100644 libc/AOR_v20.02/networking/include/networking.h create mode 100644 libc/AOR_v20.02/networking/test/chksum.c create mode 100644 libc/AOR_v20.02/string/Dir.mk create mode 100644 libc/AOR_v20.02/string/aarch64/check-arch.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/memset.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchr.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-mte.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr-sve.S create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr.S create mode 100644 libc/AOR_v20.02/string/arm/check-arch.S create mode 100644 libc/AOR_v20.02/string/arm/memchr.S create mode 100644 libc/AOR_v20.02/string/arm/memcpy.S create mode 100644 libc/AOR_v20.02/string/arm/memset.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp-armv6m.S create mode 100644 libc/AOR_v20.02/string/arm/strcmp.S create mode 100644 libc/AOR_v20.02/string/arm/strcpy.c create mode 100644 libc/AOR_v20.02/string/arm/strlen-armv6t2.S create mode 100644 libc/AOR_v20.02/string/asmdefs.h create mode 100644 libc/AOR_v20.02/string/include/stringlib.h create mode 100644 libc/AOR_v20.02/string/test/memchr.c create mode 100644 libc/AOR_v20.02/string/test/memcmp.c create mode 100644 libc/AOR_v20.02/string/test/memcpy.c create mode 100644 libc/AOR_v20.02/string/test/memmove.c create mode 100644 libc/AOR_v20.02/string/test/memset.c create mode 100644 libc/AOR_v20.02/string/test/stpcpy.c create mode 100644 libc/AOR_v20.02/string/test/strchr.c create mode 100644 libc/AOR_v20.02/string/test/strchrnul.c create mode 100644 libc/AOR_v20.02/string/test/strcmp.c create mode 100644 libc/AOR_v20.02/string/test/strcpy.c create mode 100644 libc/AOR_v20.02/string/test/strlen.c create mode 100644 libc/AOR_v20.02/string/test/strncmp.c create mode 100644 libc/AOR_v20.02/string/test/strnlen.c create mode 100644 libc/AOR_v20.02/string/test/strrchr.c create mode 100644 libc/AOR_v20.02/string/x86_64/check-arch.S delete mode 100644 libc/cmake/modules/cpu_features/check_avx.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_avx512f.cpp create mode 100644 libc/cmake/modules/cpu_features/check_cpu_features.cpp.in delete mode 100644 libc/cmake/modules/cpu_features/check_sse.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_sse2.cpp create mode 100644 libc/config/linux/threads.h.in create mode 100644 libc/include/assert.h.def create mode 100644 libc/include/stdlib.h.def create mode 100644 libc/src/assert/CMakeLists.txt create mode 100644 libc/src/assert/__assert_fail.cpp create mode 100644 libc/src/assert/assert.h create mode 100644 libc/src/signal/linux/__restore.cpp create mode 100644 libc/src/signal/linux/sigaction.cpp create mode 100644 libc/src/signal/sigaction.h create mode 100644 libc/src/stdlib/CMakeLists.txt create mode 100644 libc/src/stdlib/_Exit.h create mode 100644 libc/src/stdlib/abort.cpp create mode 100644 libc/src/stdlib/abort.h create mode 100644 libc/src/stdlib/linux/CMakeLists.txt create mode 100644 libc/src/stdlib/linux/_Exit.cpp create mode 100644 libc/src/string/memcpy.cpp create mode 100644 libc/src/string/memcpy.h create mode 100644 libc/src/string/memcpy_arch_specific.h.def create mode 100644 libc/src/string/memory_utils/memcpy_utils.h create mode 100644 libc/src/string/x86/CMakeLists.txt create mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc copy libc/src/{sys/mman => threads}/CMakeLists.txt (100%) create mode 100644 libc/src/threads/linux/CMakeLists.txt create mode 100644 libc/src/threads/linux/mtx_init.cpp create mode 100644 libc/src/threads/linux/mtx_lock.cpp create mode 100644 libc/src/threads/linux/mtx_unlock.cpp create mode 100644 libc/src/threads/linux/thrd_create.cpp create mode 100644 libc/src/threads/linux/thrd_join.cpp create mode 100644 libc/src/threads/linux/thread_start_args.h.def create mode 100644 libc/src/threads/linux/thread_utils.h create mode 100644 libc/src/threads/linux/x86_64/thread_start_args.h.in create mode 100644 libc/src/threads/mtx_init.h create mode 100644 libc/src/threads/mtx_lock.h create mode 100644 libc/src/threads/mtx_unlock.h create mode 100644 libc/src/threads/thrd_create.h create mode 100644 libc/src/threads/thrd_join.h create mode 100644 libc/test/src/assert/CMakeLists.txt create mode 100644 libc/test/src/assert/assert_test.cpp create mode 100644 libc/test/src/signal/sigaction_test.cpp create mode 100644 libc/test/src/stdlib/CMakeLists.txt create mode 100644 libc/test/src/stdlib/_Exit_test.cpp create mode 100644 libc/test/src/stdlib/abort_test.cpp create mode 100644 libc/test/src/string/memcpy_test.cpp create mode 100644 libc/test/src/string/memory_utils/memcpy_utils_test.cpp create mode 100644 libc/test/src/threads/CMakeLists.txt create mode 100644 libc/test/src/threads/mtx_test.cpp create mode 100644 libc/test/src/threads/thrd_test.cpp create mode 100644 libc/utils/UnitTest/ErrnoSetterMatcher.h create mode 100644 libc/utils/buildbot/Dockerfile create mode 100644 libc/utils/buildbot/README.txt create mode 100755 libc/utils/buildbot/run.sh create mode 100644 libc/utils/testutils/StreamWrapper.cpp create mode 100644 libc/utils/testutils/StreamWrapper.h create mode 100644 libcxx/test/libcxx/utilities/function.objects/func.wrap/depr_in [...] create mode 100644 libunwind/src/FrameHeaderCache.hpp create mode 100644 libunwind/test/frameheadercache_test.pass.cpp create mode 100644 lld/.clang-tidy create mode 100644 lld/docs/ELF/linker_script.rst create mode 100644 lld/test/COFF/pdb-tpi-aligned-records.test create mode 100644 lld/test/ELF/hexagon-tls-gd-xform.s delete mode 100644 lld/test/ELF/invalid/bad-arm-attributes2.s create mode 100644 lld/test/ELF/linkerscript/memory-ignored-dot-assign.test create mode 100644 lld/test/ELF/linkerscript/memory-ignored-output-address.test delete mode 100644 lld/test/ELF/linkerscript/memory4.test delete mode 100644 lld/test/ELF/linkerscript/memory5.test create mode 100644 lld/test/ELF/linkerscript/section-address-align.test create mode 100644 lld/test/ELF/unique-orphans.s create mode 100644 lldb/.clang-tidy create mode 100644 lldb/include/lldb/Target/RegisterContextUnwind.h create mode 100644 lldb/include/lldb/Target/UnwindLLDB.h delete mode 100644 lldb/source/Host/netbsd/Host.cpp create mode 100644 lldb/source/Host/netbsd/HostNetBSD.cpp delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextLLDB.cpp delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextLLDB.h delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextMacOSXFrameB [...] delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextMacOSXFrameB [...] delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindLLDB.cpp delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindLLDB.h delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindMacOSXFrameBackchain.cpp delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindMacOSXFrameBackchain.h create mode 100644 lldb/source/Target/RegisterContextUnwind.cpp create mode 100644 lldb/source/Target/UnwindLLDB.cpp copy lldb/test/API/commands/{expression/multiline-completion => statistics/basic}/ [...] create mode 100644 lldb/test/API/functionalities/gdb_remote_client/TestIOSSimulator.py copy lldb/test/API/{android/platform => functionalities/reproducers/attach}/Makefi [...] create mode 100644 lldb/test/API/functionalities/reproducers/attach/TestReproducer [...] create mode 100644 lldb/test/API/functionalities/reproducers/attach/main.cpp create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/Makefile create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/TestZerothFrame.py create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/main.c copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c create mode 100644 lldb/test/API/sanity/TestSettingSkipping.py create mode 100644 lldb/test/Shell/SymbolFile/DWARF/dwo-type-in-main-file.s create mode 100644 llvm/docs/CodeReview.rst create mode 100644 llvm/docs/loop-terminology-guarded-loop.png create mode 100644 llvm/docs/loop-terminology-initial-loop.png create mode 100644 llvm/docs/loop-terminology-rotated-loop.png delete mode 100644 llvm/examples/LLJITExamples/CMakeLists.txt delete mode 100644 llvm/examples/LLJITExamples/LLJITWithLazyReexports/LLJITWithLaz [...] create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/BasicOrcV2CBindings.c create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/CMakeLists.txt create mode 100644 llvm/examples/OrcV2Examples/CMakeLists.txt rename llvm/examples/{LLJITExamples => OrcV2Examples}/ExampleModules.h (100%) rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/CMakeLists. [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/LLJITDumpOb [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithLazyReexports/CMake [...] create mode 100644 llvm/examples/OrcV2Examples/LLJITWithLazyReexports/LLJITWithLaz [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/CMakeLi [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/LLJITWi [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...] rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...] create mode 100644 llvm/include/llvm-c/Orc.h create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFGraph.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFLiveness.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFRegisters.h (100%) create mode 100644 llvm/include/llvm/CodeGen/Spiller.h create mode 100644 llvm/include/llvm/IR/KnowledgeRetention.h create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc delete mode 100644 llvm/include/llvm/Transforms/Utils/KnowledgeRetention.h create mode 100644 llvm/lib/CodeGen/BBSectionsPrepare.cpp create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp create mode 100644 llvm/lib/CodeGen/RDFGraph.cpp create mode 100644 llvm/lib/CodeGen/RDFLiveness.cpp create mode 100644 llvm/lib/CodeGen/RDFRegisters.cpp delete mode 100644 llvm/lib/CodeGen/Spiller.h create mode 100644 llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp create mode 100644 llvm/lib/IR/KnowledgeRetention.cpp create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFGraph.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFLiveness.cpp delete mode 100644 llvm/lib/Target/Hexagon/RDFRegisters.cpp delete mode 100644 llvm/lib/Target/PowerPC/MCTargetDesc/PPCMachObjectWriter.cpp create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.cpp create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.def create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.h delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%) rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%) delete mode 100644 llvm/lib/Transforms/Utils/KnowledgeRetention.cpp create mode 100644 llvm/test/Analysis/ConstantFolding/AMDGPU/cubeid.ll create mode 100644 llvm/test/Analysis/ConstantFolding/AMDGPU/cubema.ll create mode 100644 llvm/test/Analysis/ConstantFolding/AMDGPU/cubesc.ll create mode 100644 llvm/test/Analysis/ConstantFolding/AMDGPU/cubetc.ll create mode 100644 llvm/test/Analysis/CostModel/X86/fmaxnum.ll create mode 100644 llvm/test/Analysis/CostModel/X86/fminnum.ll create mode 100644 llvm/test/Analysis/MemorySSA/scalable-vec.ll create mode 100644 llvm/test/Analysis/ScalarEvolution/scalable-vector.ll create mode 100644 llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll create mode 100644 llvm/test/Assembler/dbg-checksum.ll create mode 100644 llvm/test/Bitcode/upgrade-garbage-collection-for-objc.ll create mode 100644 llvm/test/Bitcode/upgrade-garbage-collection-for-swift.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-undef.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/subreg-copy.mir create mode 100644 llvm/test/CodeGen/AArch64/aarch64-ldst-no-premature-sp-pop.mir create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-iterative.mir create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-side-effect.mir create mode 100644 llvm/test/CodeGen/AArch64/scalable-vector-promotion.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scal [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-sel.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-contiguous-conflict-d [...] create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-gather-loads-64bit [...] create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-scatter-stores-64b [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/add.v2i16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-trunc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-scalar-packed.x [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.a [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.dim.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-add.s16.mir rename llvm/test/CodeGen/AMDGPU/GlobalISel/{regbankselect-add.mir => regbankselect [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-add.v2s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-copy.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/shlN_add.ll create mode 100644 llvm/test/CodeGen/AMDGPU/callee-special-input-sgprs-fixed-abi.ll create mode 100644 llvm/test/CodeGen/AMDGPU/fshl.ll create mode 100644 llvm/test/CodeGen/AMDGPU/fshr.ll create mode 100644 llvm/test/CodeGen/AMDGPU/indirect-call.ll create mode 100755 llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll create mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills-exceptions.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills.ll create mode 100644 llvm/test/CodeGen/ARM/lower-vmax.ll delete mode 100644 llvm/test/CodeGen/ARM/shift_parts.ll create mode 100644 llvm/test/CodeGen/Generic/csw-debug-assert.ll create mode 100644 llvm/test/CodeGen/Hexagon/expand-copyw-undef.mir create mode 100644 llvm/test/CodeGen/MIR/AArch64/mir-canon-constant-pool-hash.mir create mode 100644 llvm/test/CodeGen/PowerPC/aix-AppendingLinkage.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-LinkOnceODRLinkage.ll delete mode 100644 llvm/test/CodeGen/PowerPC/aix-byval-param.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-print-pc.mir create mode 100644 llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/early-ret.mir create mode 100644 llvm/test/CodeGen/PowerPC/fma-precision.ll create mode 100644 llvm/test/CodeGen/PowerPC/fp-strict-f128.ll create mode 100644 llvm/test/CodeGen/PowerPC/fp-strict.ll create mode 100644 llvm/test/CodeGen/PowerPC/ifcvt.mir create mode 100644 llvm/test/CodeGen/PowerPC/macro-fusion.ll create mode 100644 llvm/test/CodeGen/PowerPC/ppc32-i64-to-float-conv.ll create mode 100644 llvm/test/CodeGen/SystemZ/cond-move-10.ll create mode 100644 llvm/test/CodeGen/SystemZ/int-cmp-56.mir create mode 100644 llvm/test/CodeGen/SystemZ/vec-move-23.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/invariant-qreg.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/predicated-invariant.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/unpredicated-max.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vaddv.mir create mode 100644 llvm/test/CodeGen/Thumb2/fir.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-const.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-demand.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vmull.ll create mode 100644 llvm/test/CodeGen/Thumb2/shift_parts.ll create mode 100644 llvm/test/CodeGen/VE/sjlj_except.ll create mode 100644 llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-cold.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-directjumps.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-eh.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-labels.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-list.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-listbb.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-parse.mir create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-print.ll create mode 100644 llvm/test/CodeGen/X86/basicblock-sections.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/CodeGen/X86/memcmp-constant.ll create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-duplicates-export.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-stackmap-size.ll create mode 100644 llvm/test/DebugInfo/AArch64/dbgcall-site-float-entry-value.ll delete mode 100644 llvm/test/DebugInfo/AMDGPU/register-mapping.s create mode 100644 llvm/test/DebugInfo/MIR/X86/call-site-param-mov16.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/callsite-stack-value.mir rename llvm/test/ExecutionEngine/JITLink/AArch64/{MachO_Arm64_relocations.s => Mac [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_global_linke [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_internal_lin [...] create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_weak_defs_extra.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/MachO_linker_private_symbols.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/MachO_weak_definitions.s create mode 100644 llvm/test/ExecutionEngine/OrcLazy/minimal-throw-catch.ll create mode 100644 llvm/test/IR/assume-builder.ll create mode 100644 llvm/test/Linker/Inputs/empty-objc.ll create mode 100644 llvm/test/Linker/empty-swift.ll create mode 100644 llvm/test/MC/COFF/weak-name.s delete mode 100644 llvm/test/MC/MachO/bad-dollar.s create mode 100644 llvm/test/MC/MachO/dollar-identifier.s create mode 100644 llvm/test/MC/Mips/mips3d/valid.s delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-1.s delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-2.s delete mode 100644 llvm/test/MC/X86/align-branch-32-1a.s create mode 100644 llvm/test/MC/X86/align-branch-32-work.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1b.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1c.s delete mode 100644 llvm/test/MC/X86/align-branch-64-1d.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2b.s delete mode 100644 llvm/test/MC/X86/align-branch-64-2c.s delete mode 100644 llvm/test/MC/X86/align-branch-64-3a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-4a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-5a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-6a.s delete mode 100644 llvm/test/MC/X86/align-branch-64-7a.s create mode 100644 llvm/test/MC/X86/align-branch-64-align.s create mode 100644 llvm/test/MC/X86/align-branch-64-basic.s create mode 100644 llvm/test/MC/X86/align-branch-64-bundle.s create mode 100644 llvm/test/MC/X86/align-branch-64-fused.s create mode 100644 llvm/test/MC/X86/align-branch-64-general.s create mode 100644 llvm/test/MC/X86/align-branch-64-hardcode.s create mode 100644 llvm/test/MC/X86/align-branch-64-mixed.s create mode 100644 llvm/test/MC/X86/align-branch-64-necessary.s create mode 100644 llvm/test/MC/X86/align-branch-64-prefix.s create mode 100644 llvm/test/MC/X86/align-branch-64-relax-all.s create mode 100644 llvm/test/MC/X86/align-branch-64-section-size.s create mode 100644 llvm/test/MC/X86/align-branch-64-single.s delete mode 100644 llvm/test/MC/X86/align-branch-64.s rename llvm/test/{CodeGen => MC}/X86/align-branch-boundary-default.s (100%) create mode 100644 llvm/test/MC/X86/align-branch-variant-symbol.s create mode 100644 llvm/test/MC/X86/align-via-padding.s create mode 100644 llvm/test/MC/X86/prefix-padding-32.s create mode 100644 llvm/test/MC/X86/prefix-padding-64.s create mode 100644 llvm/test/MC/X86/relax-offset.s delete mode 100644 llvm/test/Object/X86/yaml-elf-x86-rel-broken.yaml create mode 100644 llvm/test/Object/objc-swift-mixed-imageinfo-macho.ll create mode 100644 llvm/test/Other/new-pm-time-trace.ll create mode 100644 llvm/test/TableGen/AsmPredicateCombining.td create mode 100644 llvm/test/TableGen/AsmPredicateCombiningRISCV.td create mode 100644 llvm/test/Transforms/Attributor/alwaysinline.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/freeze-cmp.ll create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/InstCombine/known-bits.ll delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio-mingw.ll delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio.ll create mode 100644 llvm/test/Transforms/InstCombine/volatile_load_cast.ll create mode 100644 llvm/test/Transforms/InstCombine/vscale_alloca.ll create mode 100644 llvm/test/Transforms/InstSimplify/vscale.ll create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/LoopInterchange/lcssa-preheader.ll create mode 100644 llvm/test/Transforms/LoopUnroll/wrong_assert_in_peeling.ll create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/remarks-inlining.ll delete mode 100644 llvm/test/Transforms/ObjCARC/contract-max-bb-size.ll create mode 100644 llvm/test/Transforms/OpenMP/add_attributes.ll create mode 100644 llvm/test/Transforms/Reassociate/cse-pairs.ll create mode 100644 llvm/test/Transforms/SCCP/binaryops-range-special-cases.ll create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll create mode 100644 llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll create mode 100644 llvm/test/Transforms/SCCP/pr45185-range-predinfo.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-fu [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/invalid_type.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/scalable-vector.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/PowerPC/prefer-fma.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/callbr-destinations.ll create mode 100644 llvm/test/Transforms/ThinLTOBitcodeWriter/split-dsolocal.ll delete mode 100644 llvm/test/Transforms/Util/assume-builder.ll create mode 100644 llvm/test/Verifier/assume-bundles.ll create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_expr_convert_generic.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32-fat.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/elf-aarch64-mapping-symbols.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/mach-print-armv8crypto.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-arm64e.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-fat-arm-disasm.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-kextbundle.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-link-opt-hints.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-mrs.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread-arm64_32.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-zerofill.s delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/plt.test delete mode 100644 llvm/test/tools/llvm-objdump/AMDGPU/source-lines.ll delete mode 100644 llvm/test/tools/llvm-objdump/ARM/it-nv.txt delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arch-armv7m-flag.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arm-and-thumb.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-data-in-code.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mattr-arm.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mcpu-arm.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-private-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-v7m.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/mh_dylib_header.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/reg-names.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/unknown-instr.test delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-neg-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-neg-subfeature.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-neg-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/eh_frame-coff.yaml (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/export.dll.coff-i386 (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/file-aux-record.yaml (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/file.obj.coff-arm (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/large-bss.obj.coff-i386 (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/library.lib (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/many-relocs.obj-i386 (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/nop.exe.coff-i386 (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/tls.exe.coff-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...] rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...] rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...] create mode 100644 llvm/test/tools/llvm-objdump/COFF/eh_frame.test create mode 100644 llvm/test/tools/llvm-objdump/COFF/file-headers.test rename llvm/test/tools/llvm-objdump/{coff-file.test => COFF/file.test} (100%) rename llvm/test/tools/llvm-objdump/{ => COFF}/hex-relocation-addr.test (100%) rename llvm/test/tools/llvm-objdump/{coff-import-library.test => COFF/import-libra [...] rename llvm/test/tools/llvm-objdump/{coff-large-bss.test => COFF/large-bss.test} (100%) rename llvm/test/tools/llvm-objdump/{coff-many-relocs.test => COFF/many-relocs.tes [...] rename llvm/test/tools/llvm-objdump/{coff-non-null-terminated-file.test => COFF/no [...] rename llvm/test/tools/llvm-objdump/{coff-private-headers.test => COFF/private-hea [...] rename llvm/test/tools/llvm-objdump/{ => COFF}/win64-unwind-data.test (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/AArch64/elf-aarch64-mapping-sy [...] rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/Inputs/source-lines.cl (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/AMDGPU/source-lines.ll rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/disassemble-code-data-mix.s (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/invalid-instruction.s (100%) copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/ELF}/ARM/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/unknown-instr.test create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5tej-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-neg-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-neg-subfeature.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-subfeature.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/Inputs/source-interleave-hex [...] rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/Hexagon/source-interleave-hexagon.ll rename llvm/test/tools/llvm-objdump/{ => ELF}/Inputs/call-absolute-symbol.elf-x86_ [...] rename llvm/test/tools/llvm-objdump/{ => ELF}/Inputs/proc-specific-section-elf (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/disassemble-all.test (100%) rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/PowerPC/branch-offset.s copy llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/call-absolute-symbol.test rename llvm/test/tools/llvm-objdump/{elf-dynamic-section-machine-specific.test => [...] rename llvm/test/tools/llvm-objdump/{elf-dynamic-section.test => ELF/dynamic-secti [...] create mode 100644 llvm/test/tools/llvm-objdump/ELF/file-headers.test rename llvm/test/tools/llvm-objdump/{proc-specific-section-elf.test => ELF/proc-sp [...] rename llvm/test/tools/llvm-objdump/{elf-pt-gnu-property.test => ELF/pt-gnu-proper [...] rename llvm/test/tools/llvm-objdump/{relocations-elf.test => ELF/relocations.test} (100%) create mode 100644 llvm/test/tools/llvm-objdump/ELF/symbol-table.test rename llvm/test/tools/llvm-objdump/{elf-symbol-visibility.test => ELF/symbol-visi [...] rename llvm/test/tools/llvm-objdump/{verdef-elf.test => ELF/verdef.test} (100%) rename llvm/test/tools/llvm-objdump/{verneed-elf.test => ELF/verneed.test} (100%) delete mode 100644 llvm/test/tools/llvm-objdump/Hexagon/source-interleave-hexagon.ll delete mode 100644 llvm/test/tools/llvm-objdump/Inputs/common-symbol-elf rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.exe.macho-aarc [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.obj.macho-aarc [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64_32-fat.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64e.macho.yaml (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/fat.macho-armv7s-ar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.exe.macho-aar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.obj.macho-aar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/kextbundle.macho-aa [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/link-opt-hints.mach [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-armv8crypto.o [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-mrs.obj.macho [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/reloc-addend.obj.ma [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-aarch6 [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-arm64_ [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32-fat.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32.s copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/AArch64/lit.local. [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/mach-print-armv8crypto.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-arm64e.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-fat-arm-disasm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-kextbundle.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-link-opt-hints.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-mrs.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread-a [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread.test rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-private-headers.test (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-reloc-addend.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-symbolized-dis [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-zerofill.s rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/pc-rel-targets.test (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/data-in-code.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/divs.macho-armv7s (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/fat-armv7m.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.exe.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.obj.macho-arm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/mh_dylib_header.macho-a [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/reloc-half.obj.macho-ar [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/thumb.armv7m (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arch-armv7m-flag.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arm-and-thumb.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/data-in-code.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/ARM/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mattr-arm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mcpu-arm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mh_dylib_header.test rename llvm/test/tools/llvm-objdump/{ARM/macho-nomcpu-armv7s.test => MachO/ARM/nom [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/private-headers.test rename llvm/test/tools/llvm-objdump/{ARM/macho-reloc-half.test => MachO/ARM/reloc- [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/symbolized-disassembly.test rename llvm/test/tools/llvm-objdump/{ARM/macho-symbolized-subtractor.test => MachO [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/LLVM-bundle.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.exe.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.obj.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.exe.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.obj.macho-i3 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.exe.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.dylib-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bad-ordinal.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bind.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bind2.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/codesig.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/compact-unwind.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/compact-unwind.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibLoadKinds.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibModInit.macho-x86_6 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibRoutines.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubClient.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubFramework.macho- [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubLibrary.macho-x8 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubUmbrella.macho-x [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/eh_frame.macho-arm64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/empty.macho-armv7 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/exeThread.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/exports-trie.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat.dwarf (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin.dwarf (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.stripped.macho [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello_cpp.exe.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/kextbundle.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/lazy-bind.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/linkerOption.macho-x86_6 [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-add-addr-imm-sca [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-add_addr_uleb (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-bad-opcode-value (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-bind-add-addr-ul [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-do-bind-no-segIn [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-special-im [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-seg-too-big (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-segoff-too-big (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-addend-sleb (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-symbol (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-type-imm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-uleb-times-skipp [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-disassemble-stab-x [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-do-bind-no-dylib-ordi [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-do-bind-no-symbol (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-inconsistant-export (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-bind-entry (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-linker-com [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-reloc-sect [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-lib [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do-bind-add-addr [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do-bind-uleb-tim [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do_bind_add_addr [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-multiple-text (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-preload-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-imm-s [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-uleb (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-uleb- [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-bad-opcode-val [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-imm-times (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-seg-too-big (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-segoff-too-big (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-set-type-imm (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-malformed [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-times (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-times-ski [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-stabs-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-export-info- [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-export-info- [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-kind (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-library-ordi [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-children-count-b [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-edge-string-end (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-export-info-size [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-import-name-end (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-import-name-star [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-node-loop (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-not-export-node (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal-archive. [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal.x86_64.i [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal64.x86_64 [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-o [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-o [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-s [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/malformed-macho.bin (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/0000003 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/malformed-unwind.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/nofirst-symbol.macho-x86 [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/note.macho-x86 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/objModInit.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/rebase.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/section.macho-armv7 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stubbed.dylib.macho-x86_ [...] rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/thread.macho-i386 (100%) rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/truncated-section.dylib. [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info-no-relocs.macho [...] rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info.macho-arm64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info.macho-x86_64 (100%) rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/weak-bind.macho-x86_64 (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/LLVM-bundle.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/archive-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-bind.test rename llvm/test/tools/llvm-objdump/{macho-bad-dysymtab.test => MachO/bad-dysymtab [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-ordinal.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-trie.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/bind.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/bind2.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/build-version.yaml create mode 100644 llvm/test/tools/llvm-objdump/MachO/compact-unwind-i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/compact-unwind-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/cstring-dump.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/data-in-code.ll create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-no-leading-addr.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-symname.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-all.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-g-dsym.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-kextbundle.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stab.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stripped.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/dylib.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/eh_frame-arm64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/exports-trie.test rename llvm/test/tools/llvm-objdump/{X86 => MachO}/hex-displacement.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/image-info.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/indirect-symbols.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist-nofollow.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/lazy-bind.test copy llvm/test/{Analysis/CostModel/X86 => tools/llvm-objdump/MachO}/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/literals.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/maccatalyst-build-version.yaml create mode 100644 llvm/test/tools/llvm-objdump/MachO/macho-objc-meta-data.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-machos.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-unwind-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/nofirst-symbol-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/nontext-disasm.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/objc-meta-data.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/preload-relocations.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/print-thread.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-header.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/rebase.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/relocations.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-contents.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-headers.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/section.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/sections.test rename llvm/test/tools/llvm-objdump/{macho-stabs.test => MachO/stabs.test} (100%) create mode 100644 llvm/test/tools/llvm-objdump/MachO/stub-nosyms-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/stubbed-dylib.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbol-table.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-disassembly.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor-i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/truncated-section.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/universal-x86_64.i386.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-arm64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-no-relocs.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info.test create mode 100644 llvm/test/tools/llvm-objdump/MachO/weak-bind.test delete mode 100644 llvm/test/tools/llvm-objdump/PowerPC/branch-offset.s delete mode 100644 llvm/test/tools/llvm-objdump/WebAssembly/symbol-table.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-archive-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-build-version.yaml delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-cstring-dump.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-data-in-code.ll delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-no-leading-addr.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-symname.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-all.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-g-dsym.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-kextbundle.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stab.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stripped.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dylib.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-image-info.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-indirect-symbols.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist-nofollow.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-x86_64.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literals.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-maccatalyst-build-version.yaml delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nofirst-symbol-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nontext-disasm.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-objc-meta-data.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-preload-relocations.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-print-thread.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-header.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-relocations.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-contents.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-headers.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-stub-nosyms-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbol-table.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-disassembly.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor-i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-universal-x86_64.i386.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-unwind-info.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/malformed-machos.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/stubbed-dylib.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/truncated-section.test rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-long-sec-names.o (100%) rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-section-headers-trunc [...] rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-section-headers.o (100%) create mode 100644 llvm/test/tools/llvm-objdump/XCOFF/disassemble-all.test rename llvm/test/tools/llvm-objdump/{xcoff-raw-section-data.test => XCOFF/raw-sect [...] rename llvm/test/tools/llvm-objdump/{xcoff-section-headers.test => XCOFF/section-h [...] delete mode 100644 llvm/test/tools/llvm-objdump/call-absolute-symbol-elf.test delete mode 100644 llvm/test/tools/llvm-objdump/common-symbol-elf.test delete mode 100644 llvm/test/tools/llvm-objdump/eh_frame-arm64.test delete mode 100644 llvm/test/tools/llvm-objdump/eh_frame-coff.test delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-coff.test delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-elf.test delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-unsupported.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-LLVM-bundle.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-bind.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-ordinal.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-trie.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-bind.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-bind2.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-compact-unwind-i386.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-compact-unwind-x86_64.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-exports-trie.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-lazy-bind.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-objc-meta-data.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-rebase.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-sections.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-arm64.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-no-relocs.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-x86_64.test delete mode 100644 llvm/test/tools/llvm-objdump/macho-weak-bind.test delete mode 100644 llvm/test/tools/llvm-objdump/malformed-macho.test delete mode 100644 llvm/test/tools/llvm-objdump/malformed-unwind-x86_64.test delete mode 100644 llvm/test/tools/llvm-objdump/symbol-table-elf.test delete mode 100644 llvm/test/tools/llvm-objdump/wasm.txt rename llvm/test/tools/llvm-objdump/{ => wasm}/Inputs/corrupt-section.wasm (100%) rename llvm/test/tools/llvm-objdump/{ => wasm}/Inputs/trivial.obj.wasm (100%) create mode 100644 llvm/test/tools/llvm-objdump/wasm/file-headers-unsupported.test rename llvm/test/tools/llvm-objdump/{WebAssembly => wasm}/lit.local.cfg (100%) rename llvm/test/tools/llvm-objdump/{WebAssembly => wasm}/relocations.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/wasm/symbol-table.test rename llvm/test/tools/llvm-objdump/{ => wasm}/wasm-corrupt-section.test (100%) create mode 100644 llvm/test/tools/llvm-objdump/wasm/wasm.txt delete mode 100644 llvm/test/tools/llvm-objdump/xcoff-disassemble-all.test create mode 100644 llvm/test/tools/llvm-readobj/COFF/Inputs/has-cet.exe create mode 100644 llvm/test/tools/llvm-readobj/COFF/cetcompat.test delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test create mode 100644 llvm/test/tools/obj2yaml/relocation-addend.yaml create mode 100644 llvm/test/tools/obj2yaml/relocation-type.yaml delete mode 100644 llvm/test/tools/obj2yaml/relocation-unsupported-machine.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/program-header-address.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/relocation-addend.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/relocation-type.yaml delete mode 100644 llvm/test/tools/yaml2obj/ELF/relocation-unsupported-machine.yaml create mode 100644 llvm/unittests/IR/KnowledgeRetentionTest.cpp create mode 100644 llvm/unittests/Object/ArchiveTest.cpp delete mode 100644 llvm/unittests/Transforms/Utils/KnowledgeRetentionTest.cpp create mode 100644 llvm/utils/gn/secondary/clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/does-not-succeed-with [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/more-than-one-allow-r [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/not-a-valid-integer.py create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/succeeds-within-limit.py create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/test.py create mode 100644 llvm/utils/lit/tests/allow-retries.py create mode 100644 llvm/utils/vscode/llvm/.gitignore create mode 100644 llvm/utils/vscode/llvm/.vscodeignore create mode 100644 llvm/utils/vscode/llvm/CHANGELOG.md create mode 100644 llvm/utils/vscode/llvm/README.md rename llvm/utils/vscode/{tablegen/language-configuration.json => llvm/language-co [...] create mode 100644 llvm/utils/vscode/llvm/language-configuration.json create mode 100644 llvm/utils/vscode/llvm/package-lock.json create mode 100644 llvm/utils/vscode/llvm/package.json create mode 100644 llvm/utils/vscode/llvm/src/extension.ts create mode 100644 llvm/utils/vscode/llvm/src/litTaskProvider.ts rename llvm/utils/vscode/{tablegen => llvm}/syntaxes/TableGen.tmLanguage (100%) create mode 100644 llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml create mode 100644 llvm/utils/vscode/llvm/tsconfig.json create mode 100644 llvm/utils/vscode/llvm/vsc-extension-quickstart.md delete mode 100644 llvm/utils/vscode/tablegen/.vscode/launch.json delete mode 100644 llvm/utils/vscode/tablegen/CHANGELOG.md delete mode 100644 llvm/utils/vscode/tablegen/README.md delete mode 100644 llvm/utils/vscode/tablegen/package.json delete mode 100644 llvm/utils/vscode/tablegen/vsc-extension-quickstart.md create mode 100644 mlir/cmake/modules/MLIRConfig.cmake.in create mode 100644 mlir/docs/CreatingADialect.md delete mode 100644 mlir/include/mlir/Analysis/CMakeLists.txt delete mode 100644 mlir/include/mlir/Analysis/CallInterfaces.h delete mode 100644 mlir/include/mlir/Analysis/CallInterfaces.td delete mode 100644 mlir/include/mlir/Analysis/InferTypeOpInterface.h create mode 100644 mlir/include/mlir/Conversion/StandardToStandard/StandardToStandard.h create mode 100644 mlir/include/mlir/Dialect/GPU/Utils.h create mode 100644 mlir/include/mlir/Dialect/LLVMIR/Transforms/LegalizeForExport.h create mode 100644 mlir/include/mlir/Dialect/Quant/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h create mode 100644 mlir/include/mlir/Dialect/Quant/Passes.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.td create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOpsBase.td create mode 100644 mlir/include/mlir/Dialect/Quant/QuantTypes.h create mode 100644 mlir/include/mlir/Dialect/Quant/QuantizeUtils.h create mode 100644 mlir/include/mlir/Dialect/Quant/UniformSupport.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt delete mode 100644 mlir/include/mlir/Dialect/QuantOps/FakeQuantSupport.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/Passes.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.td delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantPredicates.td delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantTypes.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h delete mode 100644 mlir/include/mlir/Dialect/QuantOps/UniformSupport.h create mode 100644 mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h create mode 100644 mlir/include/mlir/Dialect/Vector/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Builders.h create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.td rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransformPatterns.td (100%) create mode 100644 mlir/include/mlir/Dialect/Vector/VectorTransforms.h create mode 100644 mlir/include/mlir/Dialect/Vector/VectorUtils.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Builders.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Intrinsics.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.td delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorTransforms.h delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorUtils.h create mode 100644 mlir/include/mlir/Interfaces/CMakeLists.txt create mode 100644 mlir/include/mlir/Interfaces/CallInterfaces.h create mode 100644 mlir/include/mlir/Interfaces/CallInterfaces.td create mode 100644 mlir/include/mlir/Interfaces/ControlFlowInterfaces.h create mode 100644 mlir/include/mlir/Interfaces/ControlFlowInterfaces.td create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.h create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.td create mode 100644 mlir/include/mlir/Interfaces/InferTypeOpInterface.h rename mlir/include/mlir/{Analysis => Interfaces}/InferTypeOpInterface.td (100%) create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.h create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.td create mode 100644 mlir/include/mlir/Interfaces/SideEffects.h create mode 100644 mlir/include/mlir/Interfaces/SideEffects.td create mode 100644 mlir/include/mlir/TableGen/SideEffects.h delete mode 100644 mlir/include/mlir/Transforms/CMakeLists.txt delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.h delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.td delete mode 100644 mlir/include/mlir/Transforms/SideEffectsInterface.h delete mode 100644 mlir/lib/Analysis/InferTypeOpInterface.cpp create mode 100644 mlir/lib/Conversion/GPUToVulkan/ConvertGPULaunchFuncToVulkanLau [...] delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.td create mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt create mode 100644 mlir/lib/Conversion/StandardToStandard/StandardToStandard.cpp create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/LegalizeForExport.cpp create mode 100644 mlir/lib/Dialect/Quant/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Quant/IR/QuantOps.cpp create mode 100644 mlir/lib/Dialect/Quant/IR/QuantTypes.cpp rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeDetail.h (100%) create mode 100644 mlir/lib/Dialect/Quant/IR/TypeParser.cpp create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertSimQuant.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp create mode 100644 mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/CMakeLists.txt delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertConst.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertSimQuant.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/FakeQuantSupport.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp create mode 100644 mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp create mode 100644 mlir/lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp delete mode 100644 mlir/lib/Dialect/Shape/DialectRegistration.cpp create mode 100644 mlir/lib/Dialect/Shape/IR/Shape.cpp create mode 100644 mlir/lib/Dialect/Vector/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Vector/EDSC/Builders.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorOps.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorTransforms.cpp create mode 100644 mlir/lib/Dialect/Vector/VectorUtils.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/CMakeLists.txt delete mode 100644 mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorOps.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorTransforms.cpp delete mode 100644 mlir/lib/Dialect/VectorOps/VectorUtils.cpp create mode 100644 mlir/lib/Interfaces/CMakeLists.txt create mode 100644 mlir/lib/Interfaces/CallInterfaces.cpp create mode 100644 mlir/lib/Interfaces/ControlFlowInterfaces.cpp create mode 100644 mlir/lib/Interfaces/DerivedAttributeOpInterface.cpp create mode 100644 mlir/lib/Interfaces/InferTypeOpInterface.cpp create mode 100644 mlir/lib/Interfaces/LoopLikeInterface.cpp create mode 100644 mlir/lib/Interfaces/SideEffects.cpp create mode 100644 mlir/lib/TableGen/SideEffects.cpp create mode 100644 mlir/test/Conversion/GPUToVulkan/lower-gpu-launch-vulkan-launch.mlir create mode 100644 mlir/test/Conversion/StandardToSPIRV/std-types-to-spirv.mlir create mode 100644 mlir/test/Dialect/GPU/all-reduce-max.mlir create mode 100644 mlir/test/Dialect/LLVMIR/legalize-for-export.mlir rename mlir/test/Dialect/{QuantOps => Quant}/canonicalize.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-const.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform.mlir (100%) create mode 100644 mlir/test/Dialect/Quant/quant_region.mlir create mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-interface.mlir delete mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir create mode 100644 mlir/test/Dialect/SPIRV/Transforms/vce-deduction.mlir create mode 100644 mlir/test/Dialect/Shape/ops.mlir rename mlir/test/Dialect/{VectorOps => Vector}/canonicalize.mlir (100%) create mode 100644 mlir/test/Dialect/Vector/invalid.mlir create mode 100644 mlir/test/Dialect/Vector/ops.mlir create mode 100644 mlir/test/Dialect/Vector/vector-contract-transforms.mlir rename mlir/test/Dialect/{VectorOps => Vector}/vector-slices-transforms.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/vector-transforms.mlir (100%) delete mode 100644 mlir/test/Dialect/VectorOps/invalid.mlir delete mode 100644 mlir/test/Dialect/VectorOps/ops.mlir delete mode 100644 mlir/test/Dialect/VectorOps/vector-contract-transforms.mlir create mode 100644 mlir/test/IR/test-side-effects.mlir create mode 100644 mlir/test/Transforms/inlining-dce.mlir create mode 100644 mlir/test/lib/IR/TestSideEffects.cpp create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-and.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-max.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-min.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-or.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-xor.mlir create mode 100644 mlir/test/mlir-tblgen/op-side-effects.td create mode 100644 mlir/tools/mlir-shlib/CMakeLists.txt copy clang/tools/clang-shlib/clang-shlib.cpp => mlir/tools/mlir-shlib/mlir-shlib.c [...] create mode 100644 mlir/tools/mlir-tblgen/DialectGen.cpp delete mode 100644 mlir/tools/mlir-tblgen/ReferenceImplGen.cpp create mode 100644 mlir/unittests/Dialect/Quant/QuantizationUtilsTest.cpp delete mode 100644 mlir/unittests/Dialect/QuantOps/QuantizationUtilsTest.cpp create mode 100644 openmp/libomptarget/deviceRTLs/amdgcn/src/amdgcn_locks.hip create mode 100644 pstl/test/std/numerics/numeric.ops/scan.fail.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO updated (e5244cd88a -> 649fdf039b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO in repository toolchain/ci/glibc. from e5244cd88a Linux: Use __fstatat64 in fchmodat implementation adds d5e492ba4c linux: Remove aarch64 ipc_priv.h adds 24fdebe75f linux: Clear mode_t padding bits (BZ#25623) adds 87a698a216 Improve IFUNC check [BZ #25506] adds 60f071f47a linux/sysipc: Include linux/posix_types.h for __kernel_mode_t adds a63189c021 Remove reference of --without-fp on configure adds af09e5e5d9 arm: Fix softp-fp Implies (BZ #25635) adds 1c252f0e7e powerpc: Fix feraiseexcept and feclearexcept macros adds 0059122aa0 ldbl-128ibm-compat: Add tests for IBM long double functions adds d2b2acefa6 ldbl-128ibm: Let long double files have specific compiler flags adds b33e946fbb sparc: Move sigreturn stub to assembly adds 7975f9a48a y2038: fix: Add missing libc_hidden_def for __futimens64 adds f072671cf5 y2038: linux: Provide __futimes64 implementation adds 1a5e12826c y2038: linux: Provide __lutimes64 implementation adds 8b8f39376b y2038: linux: Provide __futimesat64 implementation adds fbaf0bae57 elf: Fix wrong indentation from commit eb447b7b4b adds d8faf2955a mips: Fix wrong INTERNAL_SYSCALL_ERROR_P check from bc2eb9321e adds a9f4703d93 gcc PR 89877: miscompilation due to missing cc clobber in lo [...] adds 15ab195229 Add NEWS entry for CVE-2020-10029 (bug 25487) adds 7000651327 [AArch64] Improve integer memcpy adds 083d644d42 test-container: print errno when execvp fails adds b7176cc2af ldconfig: trace origin paths with -v adds 2de7fe6253 parse_tunables: Fix typo in comment adds dcf46d3fe5 nscd: add cache dumper adds 4315f45c93 manual: Fix inconsistent declaration of wcsrchr [BZ #24655] adds 28b4928b1b Fix nscd/cachedumper.c compile errors adds cbd1569904 nscd/cachedumper.c : fix whitespace adds 49348beafe Fix build with GCC 10 when long double = double. adds 1fabdb9908 x86: Remove ARCH_CET_LEGACY_BITMAP [BZ #25397] adds 649fdf039b oc_FR locale: Fix spelling of Thursday (bug 25639) No new revisions were added by this update. Summary of changes: NEWS | 4 +- configure | 5 +- configure.ac | 5 +- elf/dl-deps.c | 11 +- elf/dl-tunables.c | 2 +- elf/ldconfig.c | 30 +- include/time.h | 10 + localedata/locales/oc_FR | 2 +- manual/string.texi | 2 +- math/Makefile | 129 ++++++- elf/tst-dlopenfailmod3.c => math/test-ibm128.h | 6 +- math/test-ldouble.h | 7 + nscd/Makefile | 2 +- nscd/cachedumper.c | 375 +++++++++++++++++++++ nscd/nscd.c | 13 + nscd/nscd.h | 2 + stdlib/longlong.h | 6 +- support/test-container.c | 2 +- sysdeps/aarch64/memcpy.S | 197 +++++------ sysdeps/arm/be/nofpu/Implies | 1 + sysdeps/arm/le/nofpu/Implies | 1 + .../{float128 => ldbl-128ibm-compat}/Makeconfig | 3 +- sysdeps/ieee754/ldbl-128ibm/Makefile | 22 +- sysdeps/powerpc/bits/fenvinline.h | 4 +- sysdeps/unix/sysv/linux/aarch64/ipc_priv.h | 21 -- sysdeps/unix/sysv/linux/futimens.c | 2 + sysdeps/unix/sysv/linux/futimes.c | 42 +-- sysdeps/unix/sysv/linux/futimesat.c | 41 ++- sysdeps/unix/sysv/linux/lutimes.c | 37 +- sysdeps/unix/sysv/linux/mips/mips64/fxstatat64.c | 2 +- sysdeps/unix/sysv/linux/msgctl.c | 10 +- sysdeps/unix/sysv/linux/semctl.c | 10 +- sysdeps/unix/sysv/linux/shmctl.c | 10 +- sysdeps/unix/sysv/linux/sparc/Makefile | 8 +- sysdeps/unix/sysv/linux/sparc/sparc32/sigaction.c | 26 +- .../sysv/linux/sparc/sparc32/sigreturn_stub.S} | 24 +- sysdeps/unix/sysv/linux/sparc/sparc64/sigaction.c | 14 +- .../sysv/linux/sparc/sparc64/sigreturn_stub.S} | 19 +- sysdeps/unix/sysv/linux/x86/dl-cet.h | 20 -- sysdeps/unix/sysv/linux/x86/include/asm/prctl.h | 5 - sysdeps/x86/Makefile | 9 +- sysdeps/x86/dl-cet.c | 217 ++++-------- sysdeps/x86/dl-procruntime.c | 11 - sysdeps/x86/tst-cet-legacy-4.c | 19 +- sysdeps/x86/tst-cet-legacy-5.c | 3 +- sysdeps/x86/tst-cet-legacy-6.c | 3 +- .../x86/tst-cet-legacy-7.c | 26 +- .../tst-cet-legacy-8.c} | 50 ++- 48 files changed, 962 insertions(+), 508 deletions(-) copy elf/tst-dlopenfailmod3.c => math/test-ibm128.h (85%) create mode 100644 nscd/cachedumper.c create mode 100644 sysdeps/arm/be/nofpu/Implies create mode 100644 sysdeps/arm/le/nofpu/Implies copy sysdeps/ieee754/{float128 => ldbl-128ibm-compat}/Makeconfig (65%) delete mode 100644 sysdeps/unix/sysv/linux/aarch64/ipc_priv.h copy sysdeps/{generic/unwind-arch.h => unix/sysv/linux/sparc/sparc32/sigreturn_stu [...] copy sysdeps/{generic/unwind-arch.h => unix/sysv/linux/sparc/sparc64/sigreturn_stu [...] copy elf/tst-filterobj.c => sysdeps/x86/tst-cet-legacy-7.c (65%) copy sysdeps/{powerpc/tst-cache-ppc-static-dlopen.c => x86/tst-cet-legacy-8.c} (53%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO updated (a5090de45af -> c7e90196818)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO in repository toolchain/ci/gcc. from a5090de45af testsuite: Compile asan_test.C with -Wno-alloc-size-larger-than adds 9412b35affa libstdc++: Fix some warnings in filesystem tests adds 2d22ab64c47 [AArch32] ACLE intrinsics bfloat16 vmmla and vfma<b/t> for [...] adds 3a0e583bf17 i386: Fix some -O0 avx2intrin.h and xopintrin.h intrinsic m [...] adds 55ace4d1463 Fix location maybe_diag_overlap passes to diagnostics so th [...] adds 8c044c65773 Commit correct version of gimple.c file adds c9d70946b3c c: ignore initializers for elements of variable-size types [...] adds 22a75da901b [PATCH][testuite] Fix pr80481.C after epilogue vectorization adds 34ec7d5347e Daily bump. adds 5358e8f5800 i386: Properly encode vector registers in vector move adds 46275300312 re PR tree-optimization/90883 (Generated code is worse if r [...] adds 655e5c29ae4 Fix error format string. adds 1f520d34129 aarch64: ACLE intrinsics for BFCVTN, BFCVTN2 and BFCVT adds 12007097342 RISC-V: Fix testsuite regression due to recent IRA changes. adds ff229375721 ACLE intrinsics: BFloat16 store (vst<n>{q}_bf16) intrinsics [...] adds eb637e76047 ACLE intrinsics: BFloat16 load intrinsics for AArch32 adds 28119fba7f1 libstdc++: Deal with ENOSYS == ENOTSUP adds 180eeeaeb20 libstdc++: Fix failing filesystem::path tests (PR 93244) adds 068fe0a9e99 Add missing ChangeLog entries adds b0815713a32 libstdc++: Fix call to __glibcxx_rwlock_init (PR 93244) adds 4cdcb2c92a1 libstdc++: Fix PR number in ChangeLog (PR 94069) adds 6d082cd9013 libstdc++: Give ranges::empty() a concrete return type (PR 93978) adds 6aa2ca21a44 libstdc++: Add missing friend declaration to join_view::_Sentinel adds 4b62b3960ec arc: Update tumaddsidi4 test. adds e6ce69cae50 Avoid putting a REG_NOTE on anything other than an INSN in [...] adds 3dcf51ad7b0 rs6000: Correct logic to disable NO_SUM_IN_TOC and NO_FP_IN [...] adds 4a5c938bbfd [AArch64][SVE] Add missing movprfx attribute to some ternar [...] adds 3e5c062e96c [AArch64] Fix lane specifier syntax adds 0b839322117 [AArch64] Use intrinsics for widening multiplies (PR91598) adds 191bcd0f30d Fix mangling ICE [PR94027] adds 41f99ba6c57 analyzer: improvements to state dumping adds 90f7c3007d5 analyzer: improvements to region_model::get_representative_tree adds 2a4c59d9aa6 Daily bump. adds 6733ecaf3fe gcc.target/i386/pr89229-3c.c: Include "pr89229-3a.c" adds ff0a62841e2 c++: Fix pretty printing of TYPENAME_TYPEs adds 5e1b4e60c18 c++: Fix missing SFINAE when binding a bit-field to a refer [...] adds 9de42a8e995 Patch and ChangeLogs for PR93581 adds 0b4ee25bdd7 Daily bump. adds d5114529228 [testsuite] Fix PR94023 to guard case under vect_hw_misalign adds cb2c60206f4 [testsuite] Fix PR94019 to check vector char when vect_hw_misalign adds 016d0f9e43c Insert default return_void at the end of coroutine body adds 2e94d3ee47b alias: Punt after walking too many VALUEs during a toplevel [...] adds 314b91220a0 Restore alignment in rs6000 target. adds 157e23d8803 [testsuite][arm] Fix typo in fuse-caller-save.c adds 8475f2902a2 c++: Fix ABI issue with alignas on armv7hl [PR94050] adds 29b1533acd5 configure - build libgomp by default for amdgcn adds 9439378f7a0 rs6000: Fix -mlong-double documentation adds a931bb50fe7 Fix 'A' operand modifier: PR inline-asm/94095 adds 5dc1390b41d Revert: One more patch for PR93564: Prefer smaller hard reg [...] adds 81fa6d7321d c++: Readd [LR]ROTATE_EXPR support to constexpr.c [PR94067] adds ea182fe6363 libstdc++: Handle type-changing path concatenations (PR 94063) adds d417b4f5414 c++: Fix convert_like in template [PR91465, PR93870, PR9203 [...] adds 406d2cecabd Update cpplib da.po. adds 983a6e7a502 Daily bump. adds 8fc37274021 gdbinit.in: Fix typo. adds c1263058ba0 Update gcc sv.po. adds cc5c935937d i386: Fix up *testqi_ext_3 insn&split for the *testdi_1 cha [...] adds 3654d49d0ff libstdc++: Change compile-only test to run adds c222eabcf8b libstdc++: Fix invalid noexcept-specifier (PR 94117) adds aed151bb53b Revert "Fix regression reported by tester due to recent IRA [...] adds cfd90eb9ed0 testsuite: Scan for SSE reg-reg moves only in pr80481.C adds 90b5ebd7693 minor: fix intendation in ddg.c adds b888a051deb loop-iv: make find_simple_exit static adds cf0c3a45731 libstdc++: Fix noexcept guarantees for ranges::split_view adds e00cb200f39 PR90763: PowerPC vec_xl_len should take const argument. adds 14af5d9b19b c++: Partially revert patch for PR66139. adds b269a014771 c++: Add tests for PR93922 and PR94041. adds 0b7f1e24316 libstdc++: Fix uses of _M_current in split_view's outer iterator adds 76743c8a6ab Daily bump. adds 37e0df8a9be rs6000: Check -+0 and NaN for smax/smin generation adds df15a82804e c++: Fix ICE with omitted template args [PR93956]. adds 481fcfe6fec c++: Fix deferred noexcept on constructor [PR93901]. adds e11d05c1ed2 c++: Fix wrong conversion error with non-viable overload [PR94124] adds 5115542a5cc Fix length computation for movsi_insv which resulted in reg [...] adds 8f0d8cd8522 libstdc++: LWG 3286 ranges::size is not required to be vali [...] adds 05ac4d9c7b3 ldist: Further fixes for -ftrapv [PR94114] adds 312992f5a07 dfp: Fix decimal_to_binary [PR94111] adds 60342fdbfb0 value-prof: Fix abs uses in value-prof.c [PR93962] adds 42bc589e87a aarch64: Fix ICE in aarch64_add_offset_1 [PR94121] adds a5aac267e64 Fix internal error on locally-defined subpools adds e835226bab5 Fix GIMPLE verification failure in LTO mode on Ada code adds d564c5e254d [testsuite] Add @ lines to check-function-bodies fluff adds cb99630f254 fold undefined pointer offsetting adds 5fea87cc790 RISC-V: Fix testsuite regression due to recent IRA changes. adds d42ff1d3b62 pdp11: Fix handling of common (local and global) vars [PR94134] adds 1c43ee69f4f Bug fix: cannot convert 'const short int*' to 'const __bf16*' adds 4512b7d8518 libstdc++: Add a test that takes the split_view of a non-fo [...] adds 7eb5be6ab91 c++: Fix wrong modifying const object error for COMPONENT_R [...] adds bde31a76ba4 c++: Fix ICE with concepts and aliases [PR93907]. adds 923e1785276 Daily bump. adds 690de2b706b testsuite: Fix concepts-using2.C failure on 32-bit targets [...] adds 9c1281d9863 Add myself to MAINTAINERS adds f457ae2218c [rs6000] Fix a wrong GC issue adds aedb4c8fc77 Update myself to MAINTAINERS adds 4069adf4bbc c++: Tweak reshape_init_array_1 [PR94124] adds 349ab34dc64 tree-dse: Fix mem* head trimming if call has lhs [PR94130] adds b73f69020f0 doc: Fix up ASM_OUTPUT_ALIGNED_DECL_LOCAL description adds 98aeb1ef510 [Fortran, OpenACC] Reject vars of different scope in $acc d [...] adds 54f46d82f54 i386: Use ix86_output_ssemov for MMX TYPE_SSEMOV adds fcc443b97e1 libstdc++: Fix test failure due to -Wnonnull warnings adds 1dc00a8ec9a tree-optimization/94103 avoid CSE of loads with padding adds a0ae4cbe9d1 maintainer-scripts: Fix jit documentation build with update [...] adds c56871dd15a maintainer-scripts: Fix up gcc_release without -l, where mk [...] adds daf2852b883 Support for the CPEN control register was removed in rev .5 [...] adds 4aded535ea6 Remove no-op register to register copies in CSE just like w [...] adds 54e69cb00da Daily bump. adds 82f620e2ba4 Fix unaligned load with small memcpy on the ARM adds 3e6ab5cefa8 Fix incorrect filling of delay slots in branchy code at -O2 adds dbf3dc75888 aarch64: Add --params to control the number of recip steps [...] adds fd8679974b2 i386: Use ix86_output_ssemov for DFmode TYPE_SSEMOV adds 7aa605c9d46 aarch64: Fix another bug in aarch64_add_offset_1 [PR94121] adds 43d513af3f2 [testsuite] Fix PR93935 to guard case under vect_hw_misalign adds 98ff89d1ac5 Do not strcat to result of getenv. adds 3604480a6fe tree-optimization/94163 constrain alignment set by PRE adds 80a13af724a c++: Redundant -Wdeprecated-declarations warning in build_o [...] adds 5c7e6d4bdf8 df: Don't abuse bb->aux (PR94148, PR94042) adds 9ae8bc02774 testsuite: Assorted x32 testsuite fixes adds f2e9fe5f97d PR c/94040 - ICE on a call to an invalid redeclaration of strftime adds 3b515f74841 Fix wrong year in ChangeLog. adds 45ee7a35f34 PR c/94040 - ICE on a call to an invalid redeclaration of strftime adds a4504f32c05 PR92303: Try to simplify memory subreg. adds db3fa3476e9 testsuite: Fix misquoted string in bfcvt-nosimd.c adds 5b74dd0a227 d/dmd: Merge upstream dmd e9420cfbf adds 5c048755ec9 analyzer: handle NOP_EXPR in get_lvalue [PR94099,PR94105] adds 50c96067c8e Fix UBSAN error, shifting 64 bit value by 64. adds 0034955eb16 Daily bump. adds 53b28abf8e4 Fix doubled indefinite articles, mostly in comments. adds 9a6408bd18f rs6000/test: Fix selector in fold-vec-mule-misc.c adds 6e5084b4401 libphobos: Merge upstream druntime 7915b6a3 adds c393c99d3dc c++: Fix CTAD with multiple-arg ctor template [93248]. adds b3b0c671cc3 c++: Find parameter pack in typedef in lambda [92909]. adds 3a285529ee3 c++: Fix ICE-after-error on partial spec [92068] adds 824722e45f8 i386: Use ix86_output_ssemov for DImode TYPE_SSEMOV adds 89769d70af2 Daily bump. adds 9c3cdb43c2b tree-nested: Fix handling of *reduction clauses with C arra [...] adds b408e010ccf driver: Fix redundant descriptions in options adds ced66da3135 coroutines: Fix indentation (NFC). adds 9d74caf21be i386: Use ix86_output_ssemov for SFmode TYPE_SSEMOV adds 5e5ce5371f6 Daily bump. adds e4e9a59105a Update post order number for merged SCC. adds 5ba25b2ef17 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167] adds 6d44c881286 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167] adds f2d3807f580 libphobos: Merge upstream druntime 6c45dd3a, phobos 68cc18adb. adds e41d4a0a567 d/dmd: Merge upstream dmd b061bd744 adds 5a3c42b227b i386: Use ix86_output_ssemov for SImode TYPE_SSEMOV adds 136fec1e27f x32 does not support MS ABI, skip testcases that require it. adds f19b40bd377 Fix ChangeLog formatting from my commit last friday. adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0 adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch. adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch. adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch. adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...] adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179] adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces. adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...] adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand. adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands. adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands. adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands. adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands. adds e4596b66710 coroutines, testsuite: Fix single test execution. adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...] adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995] adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172] adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector adds 3b2cc34369a Daily bump. adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation adds 4da9288745d libgomp testsuite - disable long double for AMDGCN adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201] adds d5029d45940 Fix up duplicated duplicated words in comments adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes adds dbde9e2d595 amdgcn: Fix vector compare modes adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang adds 0db2cd17702 analyzer: tweaks to exploded_node ctor adds 7d9c107ab1e analyzer: introduce noop_region_model_context adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047] adds 884d9141112 analyzer: make summarized dumps more comprehensive adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90 adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands. adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands. adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands. adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands. adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics. adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics. adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix. adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix. adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...] adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...] adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...] adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...] adds 529ea7d9596 Complete change to resolve pr90275. adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886) adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033) adds b5562f1187d Daily bump. adds 73bc09fa8c6 middle-end/94216 fix another build_fold_addr_expr use adds f3280e4c0c9 ipa/94217 simplify offsetted address build adds c7e90196818 phiopt: Avoid -fcompare-debug bug in phiopt [PR94211] No new revisions were added by this update. Summary of changes: ChangeLog | 5 + MAINTAINERS | 1 + configure | 2 +- configure.ac | 2 +- gcc/ChangeLog | 6350 ++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 5 + gcc/ada/gcc-interface/decl.c | 9 +- gcc/alias.c | 3 + gcc/analyzer/ChangeLog | 111 + gcc/analyzer/analyzer.h | 9 +- gcc/analyzer/diagnostic-manager.cc | 7 +- gcc/analyzer/engine.cc | 15 +- gcc/analyzer/exploded-graph.h | 7 +- gcc/analyzer/program-state.cc | 174 +- gcc/analyzer/program-state.h | 3 +- gcc/analyzer/region-model.cc | 372 +- gcc/analyzer/region-model.h | 93 +- gcc/analyzer/sm-malloc.cc | 2 +- gcc/analyzer/sm.cc | 15 + gcc/analyzer/sm.h | 2 + gcc/asan.c | 7 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 9 + gcc/c-family/c-common.c | 2 +- gcc/c-family/c.opt | 22 +- gcc/c/ChangeLog | 38 + gcc/c/c-decl.c | 116 +- gcc/c/c-fold.c | 9 + gcc/c/c-tree.h | 12 +- gcc/c/c-typeck.c | 25 +- gcc/cfgexpand.c | 2 +- gcc/cfgloop.h | 1 - gcc/cgraphunit.c | 13 +- gcc/common.opt | 20 +- gcc/common/config/arm/arm-common.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-builtins.c | 5 + gcc/config/aarch64/aarch64-simd-builtins.def | 15 + gcc/config/aarch64/aarch64-simd.md | 89 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64-sve2.md | 2 + gcc/config/aarch64/aarch64.c | 63 +- gcc/config/aarch64/aarch64.md | 22 +- gcc/config/aarch64/aarch64.opt | 9 + gcc/config/aarch64/arm_bf16.h | 13 + gcc/config/aarch64/arm_neon.h | 317 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/aarch64/iterators.md | 16 +- gcc/config/arc/arc.c | 4 +- gcc/config/arc/arc.opt | 4 +- gcc/config/arm/aout.h | 6 +- gcc/config/arm/arm-builtins.c | 637 +- gcc/config/arm/arm-c.c | 10 + gcc/config/arm/arm-cpus.in | 14 +- gcc/config/arm/arm-modes.def | 1 + gcc/config/arm/arm-protos.h | 3 +- gcc/config/arm/arm-simd-builtin-types.def | 1 + gcc/config/arm/arm.c | 319 +- gcc/config/arm/arm.h | 69 +- gcc/config/arm/arm.md | 27 +- gcc/config/arm/arm_mve.h | 20640 +++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 817 + gcc/config/arm/arm_neon.h | 239 + gcc/config/arm/arm_neon_builtins.def | 39 +- gcc/config/arm/constraints.md | 54 +- gcc/config/arm/iterators.md | 30 +- gcc/config/arm/mve.md | 9645 +++++++++ gcc/config/arm/neon.md | 193 +- gcc/config/arm/predicates.md | 46 +- gcc/config/arm/t-arm | 5 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/arm/thumb2.md | 2 +- gcc/config/arm/types.md | 18 +- gcc/config/arm/unspecs.md | 5 +- gcc/config/arm/vec-common.md | 41 +- gcc/config/arm/vfp.md | 129 +- gcc/config/bfin/bfin.md | 3 +- gcc/config/cr16/cr16.opt | 2 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/gcn/gcn-valu.md | 31 +- gcc/config/gcn/gcn.h | 4 + gcc/config/i386/avx2intrin.h | 8 +- gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386-protos.h | 2 + gcc/config/i386/i386.c | 244 +- gcc/config/i386/i386.md | 229 +- gcc/config/i386/mmx.md | 29 +- gcc/config/i386/predicates.md | 5 - gcc/config/i386/sse.md | 98 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/i386/xopintrin.h | 8 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/pdp11/pdp11.c | 3 +- gcc/config/rs6000/aix61.h | 4 +- gcc/config/rs6000/aix71.h | 4 +- gcc/config/rs6000/aix72.h | 4 +- gcc/config/rs6000/constraints.md | 11 + gcc/config/rs6000/rs6000-c.c | 15 +- gcc/config/rs6000/rs6000-internal.h | 2 - gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 22 +- gcc/config/rs6000/rs6000.h | 3 + gcc/config/rs6000/rs6000.opt | 3 +- gcc/config/rx/rx.c | 1 - gcc/config/rx/rx.md | 1 - gcc/config/s390/s390.c | 2 +- gcc/config/s390/s390.md | 4 +- gcc/cp/ChangeLog | 189 + gcc/cp/call.c | 44 +- gcc/cp/class.c | 4 + gcc/cp/constexpr.c | 46 +- gcc/cp/constraint.cc | 14 +- gcc/cp/coroutines.cc | 80 +- gcc/cp/cp-gimplify.c | 20 +- gcc/cp/cp-tree.h | 1 + gcc/cp/cxx-pretty-print.c | 2 +- gcc/cp/decl.c | 38 +- gcc/cp/except.c | 4 +- gcc/cp/logic.cc | 10 +- gcc/cp/mangle.c | 4 +- gcc/cp/method.c | 4 +- gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 84 +- gcc/cp/pt.c | 81 +- gcc/cp/tree.c | 20 +- gcc/cp/typeck2.c | 6 +- gcc/cse.c | 15 +- gcc/d/ChangeLog | 18 + gcc/d/d-target.cc | 2 +- gcc/d/decl.cc | 7 +- gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/attrib.c | 189 +- gcc/d/dmd/attrib.h | 9 +- gcc/d/dmd/cond.c | 333 +- gcc/d/dmd/cond.h | 5 +- gcc/d/dmd/cppmangle.c | 2 +- gcc/d/dmd/declaration.c | 9 + gcc/d/dmd/dinterpret.c | 4 + gcc/d/dmd/dmangle.c | 1 + gcc/d/dmd/dsymbol.c | 100 +- gcc/d/dmd/dsymbol.h | 2 + gcc/d/dmd/expression.c | 10 + gcc/d/dmd/expression.h | 2 + gcc/d/dmd/expressionsem.c | 27 +- gcc/d/dmd/func.c | 4 +- gcc/d/dmd/hdrgen.c | 68 +- gcc/d/dmd/iasmgcc.c | 30 +- gcc/d/dmd/init.c | 2 +- gcc/d/dmd/intrange.c | 2 +- gcc/d/dmd/json.c | 4 + gcc/d/dmd/mtype.c | 152 +- gcc/d/dmd/mtype.h | 18 + gcc/d/dmd/parse.c | 304 +- gcc/d/dmd/parse.h | 3 + gcc/d/dmd/scope.h | 3 +- gcc/d/dmd/statement.c | 120 + gcc/d/dmd/statement.h | 9 +- gcc/d/dmd/statementsem.c | 581 +- gcc/d/dmd/traits.c | 34 +- gcc/d/dmd/visitor.h | 4 + gcc/d/expr.cc | 2 +- gcc/d/types.cc | 10 +- gcc/ddg.c | 34 +- gcc/df-core.c | 35 +- gcc/dfp.c | 10 +- gcc/doc/extend.texi | 2 +- gcc/doc/invoke.texi | 11 + gcc/doc/tm.texi | 10 +- gcc/doc/tm.texi.in | 6 +- gcc/dwarf2out.c | 72 +- gcc/expmed.c | 55 +- gcc/fold-const.c | 9 +- gcc/fortran/ChangeLog | 34 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/class.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/lang.opt | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/openmp.c | 12 +- gcc/fortran/resolve.c | 33 +- gcc/fortran/trans-array.c | 18 + gcc/fortran/trans-expr.c | 2 +- gcc/fortran/trans-types.c | 2 +- gcc/gdbinit.in | 2 +- gcc/gimple-fold.c | 12 +- gcc/gimple-loop-versioning.cc | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 25 +- gcc/gimple.c | 13 + gcc/gimple.h | 2 + gcc/haifa-sched.c | 9 + gcc/hsa-common.c | 2 +- gcc/hsa-common.h | 2 +- gcc/input.c | 4 +- gcc/ipa-cp.c | 12 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-predicate.c | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-color.c | 4 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/loop-iv.c | 2 +- gcc/lra-spills.c | 21 +- gcc/lto-wrapper.c | 3 +- gcc/match.pd | 9 + gcc/omp-grid.c | 2 +- gcc/optinfo-emit-json.cc | 2 +- gcc/params.opt | 4 + gcc/po/ChangeLog | 8 + gcc/po/sv.po | 480 +- gcc/read-rtl-function.c | 6 +- gcc/reorg.c | 26 +- gcc/resource.c | 21 +- gcc/resource.h | 1 + gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 2586 ++- .../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +- gcc/testsuite/g++.dg/abi/align3.C | 12 + gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 + gcc/testsuite/g++.dg/abi/mangle74.C | 30 + gcc/testsuite/g++.dg/concepts/diagnostic4.C | 18 + gcc/testsuite/g++.dg/concepts/pr93729.C | 15 + .../torture/co-ret-15-default-return_void.C | 55 + .../g++.dg/coroutines/torture/coro-torture.exp | 14 +- gcc/testsuite/g++.dg/cpp0x/conv-tmpl2.C | 21 + gcc/testsuite/g++.dg/cpp0x/conv-tmpl3.C | 16 + gcc/testsuite/g++.dg/cpp0x/conv-tmpl4.C | 33 + gcc/testsuite/g++.dg/cpp0x/conv-tmpl5.C | 13 + gcc/testsuite/g++.dg/cpp0x/conv-tmpl6.C | 16 + gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 + gcc/testsuite/g++.dg/cpp0x/initlist-overload1.C | 15 + gcc/testsuite/g++.dg/cpp0x/initlist116.C | 29 - gcc/testsuite/g++.dg/cpp0x/initlist117.C | 40 - gcc/testsuite/g++.dg/cpp0x/initlist121.C | 31 + gcc/testsuite/g++.dg/cpp0x/initlist122.C | 16 + gcc/testsuite/g++.dg/cpp0x/lambda/lambda-eh.C | 34 - .../g++.dg/cpp0x/lambda/lambda-variadic10.C | 12 + gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.dg/cpp0x/variadic178.C | 6 + .../g++.dg/cpp1y/constexpr-tracking-const17.C | 23 + .../g++.dg/cpp1y/constexpr-tracking-const18.C | 23 + .../g++.dg/cpp1y/constexpr-tracking-const19.C | 23 + .../g++.dg/cpp1y/constexpr-tracking-const20.C | 28 + .../g++.dg/cpp1y/constexpr-tracking-const21.C | 28 + .../g++.dg/cpp1y/constexpr-tracking-const22.C | 17 + gcc/testsuite/g++.dg/cpp1z/class-deduction70.C | 7 + gcc/testsuite/g++.dg/cpp1z/class-deduction71.C | 6 + gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 + gcc/testsuite/g++.dg/cpp1z/conv-tmpl1.C | 10 + gcc/testsuite/g++.dg/cpp2a/concepts-using2.C | 49 + gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +- gcc/testsuite/g++.dg/diagnostic/pr67960-2.C | 13 + gcc/testsuite/g++.dg/diagnostic/pr67960.C | 13 + gcc/testsuite/g++.dg/eh/aggregate1.C | 56 - gcc/testsuite/g++.dg/ext/pr94197.C | 74 + .../g++.dg/goacc/firstprivate-mappings-1.C | 12 +- gcc/testsuite/g++.dg/pr80481.C | 6 +- gcc/testsuite/g++.dg/pr94027.C | 22 + gcc/testsuite/g++.dg/torture/pr94216.C | 45 + gcc/testsuite/g++.dg/tree-ssa/pr90883.C | 6 +- gcc/testsuite/g++.dg/warn/Wconversion-pr94067.C | 9 + gcc/testsuite/g++.target/i386/pr94046-1.C | 55 + gcc/testsuite/g++.target/i386/pr94046-2.C | 5 + gcc/testsuite/g++.target/i386/pr94185.C | 33 + gcc/testsuite/gcc.c-torture/compile/20200313-1.c | 14 + gcc/testsuite/gcc.c-torture/compile/pr90275.c | 27 + gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 + gcc/testsuite/gcc.c-torture/execute/pr94130.c | 16 + gcc/testsuite/gcc.c-torture/execute/pr94134.c | 14 + .../gcc.dg/Wbuiltin-declaration-mismatch-12.c | 4 +- .../gcc.dg/Wbuiltin-declaration-mismatch-14.c | 77 + .../gcc.dg/Wbuiltin-declaration-mismatch-15.c | 56 + gcc/testsuite/gcc.dg/analyzer/malloc-4.c | 2 +- gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 + gcc/testsuite/gcc.dg/analyzer/pr94099.c | 27 + gcc/testsuite/gcc.dg/analyzer/pr94105.c | 3 + gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/dfp/pr94111.c | 12 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 7 + gcc/testsuite/gcc.dg/pr62090.c | 2 + gcc/testsuite/gcc.dg/pr89314.c | 2 +- gcc/testsuite/gcc.dg/pr93577-1.c | 16 + gcc/testsuite/gcc.dg/pr93577-2.c | 16 + gcc/testsuite/gcc.dg/pr93577-3.c | 17 + gcc/testsuite/gcc.dg/pr93577-4.c | 17 + gcc/testsuite/gcc.dg/pr93577-5.c | 11 + gcc/testsuite/gcc.dg/pr93577-6.c | 11 + gcc/testsuite/gcc.dg/pr94015.c | 107 + gcc/testsuite/gcc.dg/pr94114.c | 13 + gcc/testsuite/gcc.dg/pr94121.c | 16 + gcc/testsuite/gcc.dg/pr94166.c | 24 + gcc/testsuite/gcc.dg/pr94167.c | 33 + gcc/testsuite/gcc.dg/pr94172-1.c | 12 + gcc/testsuite/gcc.dg/pr94172-2.c | 19 + gcc/testsuite/gcc.dg/pr94188.c | 10 + gcc/testsuite/gcc.dg/pr94189.c | 11 + gcc/testsuite/gcc.dg/pr94211.c | 12 + gcc/testsuite/gcc.dg/pragma-diag-8.c | 20 + gcc/testsuite/gcc.dg/torture/20200311-1.c | 26 + gcc/testsuite/gcc.dg/torture/pr54261-1.c | 14 +- gcc/testsuite/gcc.dg/torture/pr94206.c | 17 + gcc/testsuite/gcc.dg/tree-ssa/pr94125.c | 41 + gcc/testsuite/gcc.dg/vect/bb-slp-over-widen-2.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-perm-12.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-over-widen-17.c | 5 +- gcc/testsuite/gcc.dg/vla-init-1.c | 2 - gcc/testsuite/gcc.misc-tests/help.exp | 2 +- .../aarch64/advsimd-intrinsics/bfcvt-compile.c | 48 + .../aarch64/advsimd-intrinsics/bfcvt-nobf16.c | 10 + .../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 17 + .../aarch64/advsimd-intrinsics/bfcvtn-nobf16.c | 10 + .../aarch64/advsimd-intrinsics/bfcvtnq2-untied.c | 20 + .../gcc.target/aarch64/fmla_intrinsic_1.c | 6 +- .../gcc.target/aarch64/fmls_intrinsic_1.c | 6 +- gcc/testsuite/gcc.target/aarch64/mla_intrinsic_1.c | 4 +- gcc/testsuite/gcc.target/aarch64/mls_intrinsic_1.c | 4 +- gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 + .../aarch64/sve/acle/general-c/sizeless-1.c | 3 +- .../aarch64/sve/acle/general-c/sizeless-2.c | 3 +- .../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 + .../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +- .../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +- .../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +- .../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +- .../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +- .../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +- gcc/testsuite/gcc.target/arc/tumaddsidi4.c | 4 +- gcc/testsuite/gcc.target/arm/fuse-caller-save.c | 2 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 12 + .../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 67 + .../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 67 + .../arm/mve/intrinsics/mve_vector_float.c | 27 + .../arm/mve/intrinsics/mve_vector_float1.c | 31 + .../arm/mve/intrinsics/mve_vector_float2.c | 27 + .../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 49 + .../arm/mve/intrinsics/mve_vector_int1.c | 54 + .../arm/mve/intrinsics/mve_vector_int2.c | 49 + .../arm/mve/intrinsics/mve_vector_uint.c | 49 + .../arm/mve/intrinsics/mve_vector_uint1.c | 54 + .../arm/mve/intrinsics/mve_vector_uint2.c | 49 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 + .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 + .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 + .../vldrdq_gather_shifted_offset_z_s64.c | 22 + .../vldrdq_gather_shifted_offset_z_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 + .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 + .../vldrhq_gather_shifted_offset_z_f16.c | 22 + .../vldrhq_gather_shifted_offset_z_s16.c | 22 + .../vldrhq_gather_shifted_offset_z_s32.c | 22 + .../vldrhq_gather_shifted_offset_z_u16.c | 22 + .../vldrhq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 + .../vldrwq_gather_shifted_offset_z_f32.c | 22 + .../vldrwq_gather_shifted_offset_z_s32.c | 22 + .../vldrwq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 + .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_s16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_s16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpnot.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 + .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 + .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 + .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 + .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 + .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 + .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 + .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 + .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 + .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 + .../vstrdq_scatter_shifted_offset_p_s64.c | 22 + .../vstrdq_scatter_shifted_offset_p_u64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_s32.c | 22 + .../vstrwq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 + gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 + gcc/testsuite/gcc.target/arm/simd/bf16_vldn_1.c | 152 + gcc/testsuite/gcc.target/arm/simd/bf16_vstn_1.c | 84 + .../gcc.target/i386/avx512vl-vmovdqa64-1.c | 7 +- gcc/testsuite/gcc.target/i386/pr64409.c | 4 +- gcc/testsuite/gcc.target/i386/pr71958.c | 7 +- gcc/testsuite/gcc.target/i386/pr89229-2a.c | 15 + gcc/testsuite/gcc.target/i386/pr89229-2b.c | 13 + gcc/testsuite/gcc.target/i386/pr89229-2c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-3a.c | 16 + gcc/testsuite/gcc.target/i386/pr89229-3b.c | 12 + gcc/testsuite/gcc.target/i386/pr89229-3c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-4a.c | 16 + gcc/testsuite/gcc.target/i386/pr89229-4b.c | 7 + gcc/testsuite/gcc.target/i386/pr89229-4c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-5a.c | 17 + gcc/testsuite/gcc.target/i386/pr89229-5b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-5c.c | 7 + gcc/testsuite/gcc.target/i386/pr89229-6a.c | 16 + gcc/testsuite/gcc.target/i386/pr89229-6b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-6c.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-7a.c | 17 + gcc/testsuite/gcc.target/i386/pr89229-7b.c | 6 + gcc/testsuite/gcc.target/i386/pr89229-7c.c | 7 + gcc/testsuite/gcc.target/i386/pr89346.c | 15 + gcc/testsuite/gcc.target/i386/pr90096.c | 2 +- gcc/testsuite/gcc.target/i386/pr94088.c | 9 + gcc/testsuite/gcc.target/i386/pr94103.c | 17 + .../gcc.target/powerpc/fold-vec-mule-misc.c | 2 +- gcc/testsuite/gcc.target/powerpc/p9-minmax-3.c | 17 + gcc/testsuite/gcc.target/powerpc/pr90763.c | 88 + gcc/testsuite/gcc.target/powerpc/pr93800.c | 14 + gcc/testsuite/gcc.target/riscv/interrupt-2.c | 4 - gcc/testsuite/gcc.target/riscv/pr93304.c | 7 +- .../gcc.target/xstormy16/sfr/06_sfrw_to_var.c | 2 +- gcc/testsuite/gdc.dg/asm1.d | 9 + gcc/testsuite/gdc.dg/asm5.d | 12 + gcc/testsuite/gdc.dg/imports/pr92216.d | 22 + gcc/testsuite/gdc.dg/pr92216.d | 13 + gcc/testsuite/gdc.dg/pr92309.d | 25 + gcc/testsuite/gdc.test/compilable/b12001.d | 9 + gcc/testsuite/gdc.test/compilable/json.d | 21 + gcc/testsuite/gdc.test/compilable/staticforeach.d | 842 + gcc/testsuite/gdc.test/compilable/test11169.d | 15 + gcc/testsuite/gdc.test/compilable/test17819.d | 17 + gcc/testsuite/gdc.test/compilable/test18871.d | 15 + gcc/testsuite/gdc.test/compilable/test7815.d | 65 + gcc/testsuite/gdc.test/compilable/test7886.d | 5 + gcc/testsuite/gdc.test/fail_compilation/e7804_1.d | 11 + gcc/testsuite/gdc.test/fail_compilation/e7804_2.d | 19 + .../gdc.test/fail_compilation/fail11169.d | 28 - .../gdc.test/fail_compilation/fail19182.d | 18 + .../gdc.test/fail_compilation/fail19336.d | 17 + .../gdc.test/fail_compilation/fail19520.d | 21 + gcc/testsuite/gdc.test/fail_compilation/fail2195.d | 18 + gcc/testsuite/gdc.test/fail_compilation/fail7815.d | 65 - gcc/testsuite/gdc.test/fail_compilation/fail7886.d | 5 - .../gdc.test/fail_compilation/staticforeach1.d | 13 + .../gdc.test/fail_compilation/staticforeach2.d | 13 + .../gdc.test/fail_compilation/staticforeach3.d | 7 + .../gdc.test/fail_compilation/test17307.d | 12 + .../gdc.test/fail_compilation/traits_alone.d | 10 + gcc/testsuite/gdc.test/runnable/arrayop.d | 3 +- gcc/testsuite/gdc.test/runnable/constfold.d | 18 +- gcc/testsuite/gdc.test/runnable/e7804.d | 179 + .../gdc.test/runnable/imports/template13478a.d | 5 +- gcc/testsuite/gdc.test/runnable/staticforeach.d | 45 + gcc/testsuite/gdc.test/runnable/test42.d | 60 +- gcc/testsuite/gdc.test/runnable/traits.d | 38 +- gcc/testsuite/gfortran.dg/goacc/declare-2.f95 | 21 +- gcc/testsuite/gfortran.dg/goacc/declare-3.f95 | 10 +- gcc/testsuite/gfortran.dg/goacc/pr78260-2.f90 | 13 +- gcc/testsuite/gfortran.dg/goacc/pr94120-1.f90 | 11 + gcc/testsuite/gfortran.dg/goacc/pr94120-2.f90 | 12 + gcc/testsuite/gfortran.dg/goacc/pr94120-3.f90 | 13 + gcc/testsuite/gfortran.dg/inquiry_type_ref_6.f90 | 24 + gcc/testsuite/gnat.dg/subpools1.adb | 82 + gcc/testsuite/lib/scanasm.exp | 2 +- gcc/testsuite/lib/target-supports.exp | 45 +- gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-inline.c | 4 +- gcc/tree-loop-distribution.c | 19 +- gcc/tree-nested.c | 37 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 11 +- gcc/tree-ssa-dse.c | 26 +- gcc/tree-ssa-forwprop.c | 11 +- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-phiopt.c | 10 +- gcc/tree-ssa-pre.c | 3 +- gcc/tree-ssa-reassoc.c | 9 +- gcc/tree-ssa-sccvn.c | 23 +- gcc/tree-ssa-strlen.c | 265 +- gcc/tree-ssa-strlen.h | 2 +- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 12 +- gcc/tree.def | 2 +- gcc/value-prof.c | 4 +- libcpp/po/ChangeLog | 4 + libcpp/po/da.po | 51 +- libgcc/ChangeLog | 9 + libgcc/config/arm/t-arm | 3 + libgomp/ChangeLog | 17 + libgomp/testsuite/libgomp.c/pr93566.c | 113 + .../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 + .../firstprivate-mappings-1.c | 9 + .../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +- libphobos/ChangeLog | 8 + libphobos/Makefile.in | 2 +- libphobos/configure | 2 +- libphobos/configure.ac | 2 +- libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/Makefile.in | 2 +- libphobos/libdruntime/core/cpuid.d | 36 +- libphobos/libdruntime/core/stdc/errno.d | 328 + libphobos/libdruntime/core/stdc/fenv.d | 2 + libphobos/libdruntime/core/sys/posix/config.d | 8 +- libphobos/libdruntime/core/sys/posix/fcntl.d | 112 +- libphobos/libdruntime/core/sys/posix/semaphore.d | 4 +- libphobos/libdruntime/core/sys/posix/sys/socket.d | 62 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 236 +- libphobos/libdruntime/core/sys/posix/sys/types.d | 22 +- libphobos/src/MERGE | 2 +- libphobos/src/std/algorithm/iteration.d | 2 +- libphobos/src/std/math.d | 20 +- libstdc++-v3/ChangeLog | 157 + libstdc++-v3/include/bits/range_access.h | 2 +- libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stream_iterator.h | 4 +- libstdc++-v3/include/bits/streambuf_iterator.h | 4 +- libstdc++-v3/include/experimental/executor | 235 +- libstdc++-v3/include/experimental/socket | 18 +- libstdc++-v3/include/std/ranges | 109 +- libstdc++-v3/include/std/shared_mutex | 2 +- libstdc++-v3/include/std/stop_token | 12 + libstdc++-v3/include/std/type_traits | 70 +- libstdc++-v3/src/c++11/system_error.cc | 3 +- libstdc++-v3/src/c++17/fs_path.cc | 40 + libstdc++-v3/testsuite/20_util/bind/91371.cc | 2 +- .../testsuite/20_util/is_function/91371.cc | 2 +- .../20_util/is_member_function_pointer/91371.cc | 2 +- .../20_util/is_nothrow_constructible/94003.cc | 46 + libstdc++-v3/testsuite/20_util/is_object/91371.cc | 2 +- .../unordered_set/allocator/ext_ptr.cc | 2 + .../testsuite/24_iterators/ostream_iterator/1.cc | 2 +- .../testsuite/27_io/filesystem/operations/all.cc | 2 +- .../testsuite/27_io/filesystem/operations/copy.cc | 2 +- .../27_io/filesystem/operations/file_size.cc | 12 +- .../27_io/filesystem/path/concat/94063.cc | 111 + .../filesystem/path/generic/generic_string.cc | 11 +- .../testsuite/27_io/filesystem/path/generic/utf.cc | 11 +- .../27_io/filesystem/path/generic/wchar_t.cc | 11 +- .../30_threads/shared_timed_mutex/94069.cc | 28 + .../experimental/filesystem/operations/copy.cc | 2 +- .../filesystem/operations/file_size.cc | 12 +- .../net/execution_context/make_service.cc | 36 + .../testsuite/experimental/net/executor/1.cc | 93 + .../testsuite/std/ranges/adaptors/93978.cc | 35 + libstdc++-v3/testsuite/std/ranges/adaptors/join.cc | 23 + .../testsuite/std/ranges/adaptors/lwg3286.cc | 72 + .../testsuite/std/ranges/adaptors/split.cc | 33 + .../testsuite/std/ranges/subrange/lwg3286.cc | 71 + .../tr1/8_c_compatibility/cstdlib/functions.cc | 2 +- libstdc++-v3/testsuite/util/testsuite_iterators.h | 14 +- maintainer-scripts/ChangeLog | 7 + maintainer-scripts/gcc_release | 2 +- maintainer-scripts/update_web_docs_git | 5 +- 2371 files changed, 95123 insertions(+), 4239 deletions(-) create mode 100644 gcc/config/arm/arm_mve.h create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/config/arm/mve.md create mode 100644 gcc/testsuite/g++.dg/abi/align3.C create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic4.C create mode 100644 gcc/testsuite/g++.dg/concepts/pr93729.C create mode 100644 gcc/testsuite/g++.dg/coroutines/torture/co-ret-15-default-retur [...] create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl3.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl4.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl6.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-overload1.C delete mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist116.C delete mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist117.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist121.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist122.C delete mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-eh.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-variadic10.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/variadic178.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const17.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const18.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const19.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const20.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const21.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const22.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction70.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction71.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/conv-tmpl1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-using2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960-2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960.C delete mode 100644 gcc/testsuite/g++.dg/eh/aggregate1.C create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C create mode 100644 gcc/testsuite/g++.dg/pr94027.C create mode 100644 gcc/testsuite/g++.dg/torture/pr94216.C create mode 100644 gcc/testsuite/g++.dg/warn/Wconversion-pr94067.C create mode 100644 gcc/testsuite/g++.target/i386/pr94046-1.C create mode 100644 gcc/testsuite/g++.target/i386/pr94046-2.C create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/20200313-1.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr90275.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94130.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94134.c create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-14.c create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-15.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94099.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94105.c create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/dfp/pr94111.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr94157_0.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-1.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-2.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-3.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-4.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-5.c create mode 100644 gcc/testsuite/gcc.dg/pr93577-6.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94114.c create mode 100644 gcc/testsuite/gcc.dg/pr94121.c create mode 100644 gcc/testsuite/gcc.dg/pr94166.c create mode 100644 gcc/testsuite/gcc.dg/pr94167.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.dg/pr94211.c create mode 100644 gcc/testsuite/gcc.dg/pragma-diag-8.c create mode 100644 gcc/testsuite/gcc.dg/torture/20200311-1.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr94125.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfcvt-compile.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfcvt-nobf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfcvt-nosimd.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfcvtn-nobf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bfcvtnq2-untied.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp create mode 100644 gcc/testsuite/gcc.target/arm/simd/bf16_vldn_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/bf16_vstn_1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-2a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-2b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-2c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-3a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-3b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-3c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7a.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7b.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7c.c create mode 100644 gcc/testsuite/gcc.target/i386/pr89346.c create mode 100644 gcc/testsuite/gcc.target/i386/pr94088.c create mode 100644 gcc/testsuite/gcc.target/i386/pr94103.c create mode 100644 gcc/testsuite/gcc.target/powerpc/p9-minmax-3.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr90763.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr93800.c create mode 100644 gcc/testsuite/gdc.dg/asm5.d create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92309.d create mode 100644 gcc/testsuite/gdc.test/compilable/b12001.d create mode 100644 gcc/testsuite/gdc.test/compilable/staticforeach.d create mode 100644 gcc/testsuite/gdc.test/compilable/test17819.d create mode 100644 gcc/testsuite/gdc.test/compilable/test18871.d create mode 100644 gcc/testsuite/gdc.test/compilable/test7815.d create mode 100644 gcc/testsuite/gdc.test/compilable/test7886.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_1.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_2.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail11169.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19182.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19336.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19520.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail2195.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7815.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7886.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach1.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach2.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach3.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test17307.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/traits_alone.d create mode 100644 gcc/testsuite/gdc.test/runnable/e7804.d create mode 100644 gcc/testsuite/gdc.test/runnable/staticforeach.d create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-2.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-3.f90 create mode 100644 gcc/testsuite/gfortran.dg/inquiry_type_ref_6.f90 create mode 100644 gcc/testsuite/gnat.dg/subpools1.adb create mode 100644 libgomp/testsuite/libgomp.c/pr93566.c create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/concat/94063.cc create mode 100644 libstdc++-v3/testsuite/30_threads/shared_timed_mutex/94069.cc create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc create mode 100644 libstdc++-v3/testsuite/std/ranges/adaptors/93978.cc create mode 100644 libstdc++-v3/testsuite/std/ranges/adaptors/lwg3286.cc create mode 100644 libstdc++-v3/testsuite/std/ranges/subrange/lwg3286.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO updated (a8e14f4cc2 -> d8c8b84859)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO in repository toolchain/ci/binutils-gdb. from a8e14f4cc2 Add support for ELF files which contain multiple reloc secti [...] adds 3d1e5a43cb gdbsupport/configure.ac: source development.sh adds 0afbabf05a Use std::string for 'psargs'. adds 97669d59c8 Automatic date update in version.in adds a9b90127e8 PR25637, objcopy : SIGSEGV in copy_object adds e15a8da9c7 bfd: xtensa: fix PR ld/25630 adds b630c145c0 x86: refine TPAUSE and UMWAIT adds a04973848d x86: add missing IgnoreSize adds a23b33b3d1 x86: correct MPX insn w/o base or index encoding in 16-bit mode adds 643bb87079 x86: drop Rex64 attribute adds 4ed21b58d4 x86: replace NoRex64 on VEX-encoded insns adds 672a349b01 x86: don't accept FI{LD,STP,STTP}LL in Intel syntax mode adds e365e234ab x86: fold (supposed to be) identical code adds 4873e2438c x86: drop/replace IgnoreSize adds bc49bfd849 x86: reduce amount of various VCVT* templates adds a0dcf29705 Fix an abort triggered when objcopy is used to set the "shar [...] adds 3c968de5c7 Stop the assembler from complaining that the input and outpu [...] adds 20ea4a609c gdbserver/gdbsupport: Add .dir-locals.el file adds fd760e798e [gdb] Remove trailing "done" after "Reading symbols from" message adds 09f2921cc9 [gdb,testsuite,doc,NEWS] Fix "the the". adds 31bf18645d Add support for --dwarf-[3|4|5] to assembler command line. adds 436b5e99c8 [gdb/testsuite] Fix "text file busy" errors with cc-with-tweaks.exp adds 84d9ab33f3 Add support for a ".file 0" directive if supporting DWARF 5 [...] adds b7d64b2909 Don't try to get the TIB address without an inferior adds 29734269a7 Pass thread_info pointer to various inferior control functions adds 12e4371ae4 Automatic date update in version.in adds 9979ab6663 binutils: doc: move artifacts back to MAINTAINERCLEANFILES adds 190e5fc8b3 Re: Add support for a ".file 0" directive if supporting DWAR [...] adds e893257635 Remove some obsolete comments adds e4003a3495 [gdb] Support anonymous typedef generated by gcc -feliminate [...] adds 72fbdf834d [gdb/testsuite] Fix testing build_executable result adds e63ee24f98 Fix two typos in gdb_binary_search.h adds 2f57795b8b asan: wasm: Out-of-memory adds a15de1f599 readelf.c: Fix a typo in comments adds 4c4898e8f5 x86: allow opcode templates to be templated adds 3677e4c174 x86: use template for SSE floating point comparison insns adds 3fabc17903 x86: use template for AVX/AVX512 floating point comparison insns adds 2f13234bc5 x86: use template for XOP integer comparison, shift, and rot [...] adds 865e20278c x86: use template for AVX512 integer comparison insns adds 9509988993 PR25645, readelf segfault reading fuzzed alpha-vms binary adds 0ba678c9ae [gdb/testsuite] Fix tcl error in cached_file adds 384f368958 x86: Also pass -P to $(CPP) when processing i386-opc.tbl adds 6b5e16ffd3 PR25648, objcopy SIGSEGV in ihex_write_record adds 41da082238 objdump disassembly of files without symbols adds e10ac147c8 ubsan: som: left shift of 1 by 31 places adds a6a1f5e050 More 1 << 31 signed overflows adds cecf854779 gdb/testsuite: Add is-stmt support to the DWARF compiler adds 8c95582da8 gdb: Add support for tracking the DWARF line table is-stmt field adds 1c33af7764 [gdb] Fix segv in "maint print symbols" for ada exec adds 1db6f99030 Don't merge sections with differing MASKPROC or MASKOS flags adds 9cc89dc0ac PR25651, objcopy SIGSEGV in copy_object adds 435edf0bf2 powerpc64-ld infinite loop adds 119789424b libctf: Mark bswap_identity_64 inline function as static. adds b76f3a4237 [gdb/testsuite] Set EDITOR to true before using edit adds 5496f3c635 Add support for generating DWARF-5 format directory and file [...] adds dcc050c86c gdb: Fix out of bounds array access in buildsym_compunit::re [...] adds 44f41bb7a1 [gdb/testsuite] Fix missing uint8_t in gdb.fortran/logical.exp adds 8248d21a5b asan: som: unknown read adds 1c6c46a012 [gdb/testsuite] Limit verbose scope in gdb.base/break-interp.exp adds 7462c383f9 [gdb/testsuite] Fix FAILs due to verbose in foll-fork.exp adds 976862ed56 Mark discriminants as artificial in gdb.dwarf2/variant.exp adds e7a82140af Fix comment in ada-typeprint.c adds 5a13315d1c [gdb/testsuite] Fix stepi pattern in gdb.btrace/reconnect.exp adds ae531041c7 i386: Generate lfence with load/indirect branch/ret [CVE-2020-0551] adds 97b4a8f744 i386: Add tests for lfence with load/indirect branch/ret adds f870f78fb2 [gdb/testsuite] Fix printf regexp in gdb.server/sysroot.exp adds 9e8f1c9000 NEWS: Mention x86 assembler options for CVE-2020-0551 adds 5308d1e771 [gdb/testsuite] Set language in gdb.ada/minsym.exp adds a0761e34f0 gdb: enable -Wmissing-prototypes warning adds 038b97fcd7 testsuite: use `pwd -W` to convert from Unix to Windows paths adds dd69bf7a78 Avoid infinite recursion in find_pc_sect_line adds 8fb879cd16 asan: readelf leaks adds 1281424ccf [gdb/testsuite] Fix core file load FAIL in tls-core.exp adds 3217502e1b [gdb/testsuite] Use string_to_regexp on core filename in gdb [...] adds 9a2de3fc7f [gdb/testsuite] Fix gdb.linespec/explicit.exp FAIL with glib [...] adds 307eafd8df [gdb/testsuite] Fix dw2-ranges-base.exp FAIL with lib debuginfo adds e515d67ed6 [gdb/testsuite] Fix internal buffer full error in gdb.fortra [...] adds 14e9c72c33 [gdb/testsuite] Avoid breakpoint in GLIBC in gdb.threads/execl.exp adds 0925214029 [gdb/testsuite] Fix internal buffer full error in gdb.base/i [...] adds 607c693210 sim: ppc: netbsd: Sync errno codes with NetBSD 9.99.49 adds 7a20f753ef sim: ppc: netbsd: Sync signal names with NetBSD 9.99.49 adds 8dd8e1c722 Remove use of deprecated core functions (in NetBSD/ARM) adds 4d696a5c68 gdb/selftest.m4: ensure $development is set adds db6878ac55 Move sourcing of development.sh to GDB_AC_COMMON adds 74cd3f9d7e Don't include selftests objects in build when unit tests are [...] adds 272cd5a31e Move gdb/selftest.m4 to gdbsupport/selftest.m4 adds 40310f30a5 gdb: make gdb.arch/amd64-disp-step-avx.exp actually test dis [...] adds 3f512721a8 gdb: use foreach_with_prefix in gdb.base/break-interp.exp adds 64f251023b Fix CORE_ADDR size assertion in symfile-mem.c adds 53807e9f3d Don't use sprintf_vma for CORE_ADDR adds 227031b2bf Cast to bfd_vma in arm-tdep.c adds 9a665d6226 Fix gdbserver build when intl already built adds 213291361b Change gdbsupport not to rely on BFD adds 4635ff9753 Change gdbserver to use existing gdbsupport adds 6ba0a32103 Remove deprecated core file functions adds 301b21e0df [gdb/testsuite] Fix check-read1 FAIL in gdb.tui/corefile-run.exp adds 49ba92c0a6 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs adds fd486f32d1 asan: more readelf leaks adds 502794d432 Fix several mix up between octets and bytes in ELF program headers adds 666318230c Fix several mix up between octets and bytes in ELF program headers adds 96c7f87394 [gdb/symtab] Fix partial unit psymtabs adds 1673df3278 x86-64: correct mis-named X86_64_0D enumerator adds 015ec493d8 Recognize aarch64 PT_GETREGS and PT_GETFPREGS notes on NetBSD adds 66d1f7cc12 gas, arm: PR25660L Fix vadd/vsub with lt and le condition co [...] adds 2e9145ace2 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs (2) adds 2d61316c32 [gdb/testsuite] Fix buffer full errors in gdb.mi/mi-sym-info.exp adds 74e10d1742 x86: Check static link of dynamic objects adds abf874aafe Add support for non-contiguous memory regions adds 9fcbd8a90a Register NT_NETBSDCORE_AUXV (NetBSD-Core) adds 06d949ec31 Implement NT_NETBSDCORE_LWPSTATUS (NetBSD-Core) adds 1b83d09cd5 gdb/testsuite: Remove paths and make test names unique adds ce3acbe9fa Use scoped_value_mark in value_print adds b0c26e99f5 Refactor val_print and common_val_print adds c2a44efee1 Introduce common_val_print_checked adds 3444c526a3 Use common_val_print in infcmd.c adds a6e05a6c3a Use common_val_print in mi-main.c adds 040f66bd2d Use common_val_print in riscv-tdep.c adds 72a45c9384 Use common_val_print in f-valprint.c adds 410cf31501 Use common_val_print in cp-valprint.c adds a1f6a07c3d Use common_val_print in c-valprint.c adds 2b4e573d62 Introduce la_value_print_inner adds 156bfec999 Introduce generic_value_print adds 4f9ae81013 Introduce value_print_scalar_formatted adds 4dba70eee1 Two simple uses of value_print_scalar_formatted adds d121c6ce89 Introduce value_print_array_elements adds 7fe471e9ae Simplify c_val_print_array adds 1e592a8ae0 Make pascal_object_print_value_fields static adds 6218219002 Introduce c_value_print_inner adds 62c4663d3c Introduce m2_value_print_inner adds c0941be613 Introduce pascal_value_print_inner adds 24051bbe84 Introduce f_value_print_innner adds 26792ee034 Introduce ada_value_print_inner adds 5f56f7cbd2 Convert Rust printing to value-based API adds 23b0f06be4 Convert Go printing to value-based API adds d133c3e1a8 Convert D printing to value-based API adds 59fcdac646 Convert Modula-2 printing to value-based API adds 6a95a1f58d Convert Fortran printing to value-based API adds 64d64d3a76 Rewrite pascal_value_print_inner adds 07a328583d Convert Pascal to value-based API adds abc66ce95e Initial rewrite of generic_value_print adds 2a5b130bcb Introduce generic_value_print_ptr adds 40f3ce189e Fix generic_val_print_enum for value-based printing adds 65786af626 Remove generic_val_print_flags adds 4112d2e602 Simplify generic_val_print_func adds 6dde752183 Introduce generic_value_print_bool adds fdddfccba1 Introduce generic_value_print_int adds 3eec3b05b9 Introduce generic_value_print_char adds f535400886 Simplify generic_val_print_float adds 4f412b6e31 Introduce generic_value_print_complex adds 5083623134 Rewrite c_value_print_inner adds da3e2c2923 Introduce c_value_print_ptr adds 2faac269d5 Introduce c_value_print_int adds ce80b8bd37 Introduce c_value_print_memberptr adds 6999f067c1 Introduce c_value_print_array adds 64b653ca70 Introduce cp_print_value_fields and c_value_print_struct adds fbf54e7554 Introduce cp_print_value adds 5b5e15ecdd Rewrite ada_value_print_inner adds 416595d640 Introduce ada_value_print_ptr adds b9fa6e0798 Rewrite ada_value_print_1 floating point case adds 39ef85a896 Introduce ada_value_print_num adds 2e088f8b6e Convert ada_val_print_ref to value-based API adds 0337112903 Convert ada_value_print to value-based API adds b59eac3732 Introduce ada_value_print_array adds 3a916a9757 Change print_field_values to use value-based API adds 42331a1ea2 Change extension language pretty-printers to use value API adds 426a9c18dd Remove val_print adds 48e81d7f63 BFD_FAKE_SECTIONS formatting adds 02a8180e6f non-contiguous elf test adds f761cb13a9 asan: readelf: memory leaks adds 780f96aed2 readelf large memory allocation adds 09546b56ed [gdb/testsuite] Fix FAIL in gdb.base/printcmds.exp adds 2ac70237d2 [gdb/testsuite] Fix unrecognized debug output level 'stateme [...] adds 1bd6175ae7 Re: asan: more readelf leaks adds 8b5d0a4f6f Include netbsd-core.lo for all arm/mips NetBSD targets adds 25567eeece Define _KERNTYPES in vax-bsd-nat.c adds 52feded778 Define _KERNTYPES in ppc-nbsd-nat.c adds 8110f842bc Define _KERNTYPES in mips-nbsd-nat.c adds d5be5fa420 Inherit vax_bsd_nat_target from nbsd_nat_target adds 1275307303 Add explicit cast to fix build of vax-bsd-nat.c adds 6227b330d5 Add support for threads in vax_bsd_nat_target adds 013f99f035 Add support for NetBSD threads in x86-bsd-nat.c adds 6018d381a0 Inherit arm_netbsd_nat_target from nbsd_nat_target adds 75c56d3d12 Add support for NetBSD threads in arm-nbsd-nat.c adds 54c4382534 [gdb/testsuite] Fix check-read1 FAIL in attach-many-short-li [...] adds 2190cf067b Define _KERNTYPES in alpha-bsd-nat.c adds 4fed520be2 Inherit alpha_netbsd_nat_target from nbsd_nat_target adds 66eaca97eb Remove unused code from alpha-bsd-nat.c adds 6def66f140 Add support for NetBSD threads in alpha-bsd-nat.c adds f90280caf5 Define _KERNTYPES in m68k-bsd-nat.c adds 01a801176e Inherit m68k_bsd_nat_target from nbsd_nat_target adds bc10778499 m68k: bsd: Change type from char * to gdb_byte * adds 154151a6e3 Add support for NetBSD threads in m68k-bsd-nat.c adds ab44624cea [gdb/testsuite] Fix check-read1 FAILs in mi-fortran-modules.exp adds 3293bbaffa Add C parser support for "restrict" and "_Atomic" adds eaeaf44cfd [gdb/testsuite] Fix check-read1 FAIL with gdb.base/maint.exp adds 6b9374f1e0 [gdb/testsuite] Fix solib-list.exp test-case for exec with d [...] adds 7bac4137d7 asan: alpha-vms: null dereference adds 60e63c3e97 ubsan: shift exponent 70 is too large adds 28d1356774 asan: readelf leak in hppa_process_unwind adds 4b3ecb3b91 PR25675: SIGSEGV in bfd_octets_per_byte adds 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h adds 053205cc40 gdb: add Windows OS ABI adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin adds 67430cd00a Fix dwarf2_name caching bug adds 817a758576 arc: Migrate to new target features adds 771dd3a88b Initialize base_value in pascal_object_print_value adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...] adds 589902954d [gdb] Skip imports of c++ CUs adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3) adds 9e38d61910 Include missing header to get missing declarations adds 946ffddcae Automatic date update in version.in adds 9809762324 Inherit sh_nbsd_nat_target from nbsd_nat_target adds a225c9a869 Add support for NetBSD threads in sh-nbsd-nat.c adds ecbbbdba71 Remove a double free in the BFD library triggered when parsi [...] adds 68e52bc7ec Fix a small set of Z80 problems. adds 327ef784ba Replace a couple of assertions in the BFD library that can b [...] adds d3c3c54293 Fix PR number in previous delta adds 2108a63a5a Add support for NetBSD threads in sparc-nat.c adds fe64b263e0 Automatic date update in version.in adds 5ccd2fb722 Rename the read symbol to xread adds d3e2a5e85d Include <alloca.h> conditionally adds 1c0aa1fbb2 Add support for NetBSD threads in amd64-bsd-nat.c adds fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers adds 53215f214c Non-contiguous memory regions support: Avoid calls to abort adds ac4bf06ca2 Fix seg-fault in strip when copying a file containing corrup [...] adds aef397a154 Non-contiguous memory regions support: Fix testcases after p [...] adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp adds cdf236890c Automatic date update in version.in adds 645ba68105 setup_archive parameter mismatch adds b966f55ffa Invalid read in process_netbsd_elf_note adds 1cb7d8b1af readelf leak in process_archive adds 81a65eb338 Don't use bfd.h in binutils/elfcomm.c adds effc14f54c Additional c99 elfxx-riscv.c fix adds d8c8b84859 [gdb/testsuite] Fix gdb.opt/inline-locals.exp KFAILs No new revisions were added by this update. Summary of changes: ChangeLog | 15 + Makefile.def | 5 +- Makefile.in | 5 +- bfd/ChangeLog | 192 + bfd/bfd-in2.h | 29 +- bfd/bfd.c | 5 +- bfd/configure | 4 +- bfd/configure.ac | 4 +- bfd/ecoff.c | 6 +- bfd/elf-bfd.h | 2 +- bfd/elf-linker-x86.h | 6 + bfd/elf.c | 397 +- bfd/elf32-arm.c | 8 + bfd/elf32-csky.c | 8 + bfd/elf32-hppa.c | 27 + bfd/elf32-m68hc11.c | 8 + bfd/elf32-m68hc12.c | 8 + bfd/elf32-metag.c | 12 +- bfd/elf32-nios2.c | 11 + bfd/elf32-xtensa.c | 7 +- bfd/elf64-ppc.c | 40 +- bfd/elfcode.h | 28 +- bfd/elflink.c | 55 +- bfd/elfnn-aarch64.c | 14 +- bfd/elfxx-riscv.c | 3 +- bfd/elfxx-x86.c | 17 + bfd/ihex.c | 9 +- bfd/merge.c | 22 +- bfd/section.c | 31 +- bfd/som.c | 3 + bfd/version.h | 2 +- bfd/vms-alpha.c | 38 +- bfd/wasm-module.c | 27 +- binutils/ChangeLog | 151 + binutils/doc/Makefile.am | 2 +- binutils/doc/Makefile.in | 4 +- binutils/doc/binutils.texi | 7 +- binutils/dwarf.c | 59 +- binutils/dwarf.h | 2 + binutils/elfcomm.c | 68 +- binutils/elfcomm.h | 6 +- binutils/elfedit.c | 14 +- binutils/objcopy.c | 81 +- binutils/objdump.c | 12 +- binutils/readelf.c | 551 +- binutils/testsuite/binutils-all/dw5.W | 6 +- binutils/unwind-ia64.c | 21 +- gas/ChangeLog | 265 + gas/NEWS | 8 + gas/as.c | 65 +- gas/as.h | 1 + gas/config/tc-arm.c | 15 +- gas/config/tc-csky.c | 4 +- gas/config/tc-i386.c | 472 +- gas/config/tc-ia64.h | 3 +- gas/config/tc-mcore.c | 4 +- gas/config/tc-mips.c | 4 +- gas/config/tc-nds32.c | 4 +- gas/config/tc-nios2.c | 2 +- gas/config/tc-z80.c | 131 +- gas/config/tc-z80.h | 3 + gas/doc/as.texi | 41 +- gas/doc/c-i386.texi | 43 + gas/dwarf2dbg.c | 691 +- gas/testsuite/gas/arm/mve-vaddsub-it-bad.d | 6 + gas/testsuite/gas/arm/mve-vaddsub-it-bad.l | 7 + gas/testsuite/gas/arm/mve-vaddsub-it-bad.s | 11 + gas/testsuite/gas/arm/mve-vaddsub-it.d | 23 + gas/testsuite/gas/arm/mve-vaddsub-it.s | 17 + gas/testsuite/gas/arm/nomve-vaddsub-it.d | 24 + gas/testsuite/gas/elf/dwarf-5-file0.d | 19 + gas/testsuite/gas/elf/dwarf-5-file0.s | 23 + gas/testsuite/gas/elf/elf.exp | 1 + gas/testsuite/gas/i386/adx-intel.d | 18 +- gas/testsuite/gas/i386/adx.d | 18 +- gas/testsuite/gas/i386/adx.s | 11 +- gas/testsuite/gas/i386/avx-16bit.d | 112 + gas/testsuite/gas/i386/avx-intel.d | 112 + gas/testsuite/gas/i386/avx.d | 112 + gas/testsuite/gas/i386/avx.s | 112 + gas/testsuite/gas/i386/cet-intel.d | 22 +- gas/testsuite/gas/i386/cet.d | 22 +- gas/testsuite/gas/i386/cet.s | 9 +- gas/testsuite/gas/i386/code16.d | 7 + gas/testsuite/gas/i386/code16.s | 12 + gas/testsuite/gas/i386/ept-intel.d | 4 + gas/testsuite/gas/i386/ept.d | 4 + gas/testsuite/gas/i386/ept.s | 6 + gas/testsuite/gas/i386/fsgs-intel.d | 8 + gas/testsuite/gas/i386/fsgs.d | 8 + gas/testsuite/gas/i386/fsgs.s | 5 + gas/testsuite/gas/i386/i386.exp | 15 + gas/testsuite/gas/i386/invpcid-intel.d | 3 + gas/testsuite/gas/i386/invpcid.d | 3 + gas/testsuite/gas/i386/invpcid.s | 6 + gas/testsuite/gas/i386/lfence-byte.d | 30 + gas/testsuite/gas/i386/lfence-byte.e | 9 + gas/testsuite/gas/i386/lfence-byte.s | 23 + gas/testsuite/gas/i386/lfence-indbr-a.d | 21 + gas/testsuite/gas/i386/lfence-indbr-b.d | 20 + gas/testsuite/gas/i386/lfence-indbr-c.d | 19 + gas/testsuite/gas/i386/lfence-indbr.e | 5 + gas/testsuite/gas/i386/lfence-indbr.s | 8 + gas/testsuite/gas/i386/lfence-load.d | 112 + gas/testsuite/gas/i386/lfence-load.s | 60 + gas/testsuite/gas/i386/lfence-ret-a.d | 18 + gas/testsuite/gas/i386/lfence-ret-b.d | 20 + gas/testsuite/gas/i386/lfence-ret.s | 4 + gas/testsuite/gas/i386/movdir-intel.d | 7 + gas/testsuite/gas/i386/movdir.d | 7 + gas/testsuite/gas/i386/movdir.s | 7 + gas/testsuite/gas/i386/mpx-16bit.d | 145 + gas/testsuite/gas/i386/mpx-16bit.s | 13 + gas/testsuite/gas/i386/ptwrite-intel.d | 7 + gas/testsuite/gas/i386/ptwrite.d | 7 + gas/testsuite/gas/i386/ptwrite.s | 5 + gas/testsuite/gas/i386/rdpid-intel.d | 1 + gas/testsuite/gas/i386/rdpid.d | 1 + gas/testsuite/gas/i386/rdpid.s | 3 + gas/testsuite/gas/i386/sse2-16bit.d | 19 + gas/testsuite/gas/i386/sse2-16bit.s | 22 + gas/testsuite/gas/i386/vmx.d | 18 +- gas/testsuite/gas/i386/vmx.s | 5 + gas/testsuite/gas/i386/waitpkg-intel.d | 12 + gas/testsuite/gas/i386/waitpkg.d | 12 + gas/testsuite/gas/i386/waitpkg.s | 12 + gas/testsuite/gas/i386/x86-64-avx512bw-intel.d | 24 +- gas/testsuite/gas/i386/x86-64-avx512bw.d | 24 +- gas/testsuite/gas/i386/x86-64-avx512bw.s | 24 +- gas/testsuite/gas/i386/x86-64-avx512f-intel.d | 12 +- gas/testsuite/gas/i386/x86-64-avx512f.d | 12 +- gas/testsuite/gas/i386/x86-64-avx512f.s | 4 +- gas/testsuite/gas/i386/x86-64-lfence-byte.d | 30 + gas/testsuite/gas/i386/x86-64-lfence-byte.e | 9 + gas/testsuite/gas/i386/x86-64-lfence-byte.s | 23 + gas/testsuite/gas/i386/x86-64-lfence-indbr-a.d | 21 + gas/testsuite/gas/i386/x86-64-lfence-indbr-b.d | 20 + gas/testsuite/gas/i386/x86-64-lfence-indbr-c.d | 19 + gas/testsuite/gas/i386/x86-64-lfence-indbr.e | 5 + gas/testsuite/gas/i386/x86-64-lfence-indbr.s | 8 + gas/testsuite/gas/i386/x86-64-lfence-load.d | 114 + gas/testsuite/gas/i386/x86-64-lfence-load.s | 61 + gas/testsuite/gas/i386/x86-64-lfence-ret-a.d | 18 + gas/testsuite/gas/i386/x86-64-lfence-ret-b.d | 20 + gas/testsuite/gas/i386/x86-64-waitpkg-intel.d | 8 +- gas/testsuite/gas/i386/x86-64-waitpkg.d | 8 +- gas/testsuite/gas/i386/x86-64-waitpkg.s | 11 +- gas/testsuite/gas/lns/lns-diag-1.l | 2 +- gas/testsuite/gas/z80/colonless.d | 12 +- gas/testsuite/gas/z80/colonless.s | 4 + gas/testsuite/gas/z80/ez80_adl_all.d | 8 +- gas/testsuite/gas/z80/ez80_unsup_regs.d | 34 + gas/testsuite/gas/z80/ez80_z80_all.d | 8 +- gas/testsuite/gas/z80/gbz80_unsup_regs.d | 45 + gas/testsuite/gas/z80/r800_unsup_regs.d | 35 + gas/testsuite/gas/z80/unsup_regs.s | 71 + gas/testsuite/gas/z80/z180_unsup_regs.d | 39 + gas/testsuite/gas/z80/z80.exp | 87 +- gas/testsuite/gas/z80/z80_strict_unsup_regs.d | 39 + gas/testsuite/gas/z80/z80_unsup_regs.d | 34 + gas/testsuite/gas/z80/z80n_unsup_regs.d | 34 + gdb/.dir-locals.el | 4 + gdb/ChangeLog | 918 + gdb/Makefile.in | 16 +- gdb/NEWS | 6 +- gdb/acinclude.m4 | 2 +- gdb/ada-lang.c | 2 +- gdb/ada-lang.h | 8 +- gdb/ada-typeprint.c | 2 +- gdb/ada-valprint.c | 297 +- gdb/alpha-bsd-nat.c | 63 +- gdb/amd64-bsd-nat.c | 48 +- gdb/amd64-windows-tdep.c | 41 +- gdb/arc-tdep.c | 59 +- gdb/arc-tdep.h | 4 + gdb/arch/arc.c | 58 + gdb/arch/arc.h | 48 + gdb/arm-nbsd-nat.c | 154 +- gdb/arm-nbsd-tdep.c | 75 +- .../gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} | 34 +- gdb/arm-tdep.c | 4 +- gdb/breakpoint.c | 5 +- gdb/buildsym-legacy.c | 4 +- gdb/buildsym.c | 17 +- gdb/buildsym.h | 3 +- gdb/c-exp.y | 56 +- gdb/c-lang.c | 8 +- gdb/c-lang.h | 20 +- gdb/c-typeprint.c | 27 +- gdb/c-valprint.c | 268 +- gdb/configure | 19 +- gdb/configure.ac | 7 +- gdb/configure.tgt | 12 +- gdb/corelow.c | 170 +- gdb/cp-valprint.c | 141 +- gdb/ctfread.c | 2 +- gdb/d-lang.c | 2 +- gdb/d-lang.h | 10 +- gdb/d-valprint.c | 22 +- gdb/defs.h | 31 - gdb/disasm-selftests.c | 5 - gdb/disasm.c | 6 + gdb/doc/ChangeLog | 4 + gdb/doc/gdb.texinfo | 6 +- gdb/dwarf2/loc.c | 6 +- gdb/dwarf2/read.c | 63 +- gdb/dwarf2/read.h | 6 + gdb/extension-priv.h | 17 +- gdb/extension.c | 19 +- gdb/extension.h | 6 +- gdb/f-lang.c | 2 +- gdb/f-lang.h | 9 +- gdb/f-valprint.c | 62 +- gdb/fbsd-tdep.c | 10 +- gdb/features/Makefile | 6 +- gdb/features/arc-arcompact.c | 74 - gdb/features/arc-arcompact.xml | 85 - gdb/features/arc-v2.c | 78 - gdb/features/arc-v2.xml | 92 - gdb/features/arc/aux-arcompact.c | 31 + gdb/features/arc/aux-arcompact.xml | 28 + gdb/features/arc/aux-v2.c | 35 + gdb/features/arc/aux-v2.xml | 32 + gdb/features/arc/core-arcompact.c | 47 + gdb/features/arc/core-arcompact.xml | 58 + gdb/features/arc/core-v2.c | 47 + gdb/features/arc/core-v2.xml | 61 + gdb/gdbarch-selftests.c | 4 - gdb/gdbarch.h | 1 + gdb/gdbarch.sh | 1 + gdb/gdbcore.h | 68 - gdb/gdbtypes.h | 4 +- gdb/go-lang.c | 2 +- gdb/go-lang.h | 10 +- gdb/go-valprint.c | 16 +- gdb/guile/guile-internal.h | 5 +- gdb/guile/scm-pretty-print.c | 16 +- gdb/guile/scm-value.c | 18 + gdb/i386-bsd-nat.c | 63 +- gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 +- gdb/infcmd.c | 49 +- gdb/infrun.c | 61 +- gdb/infrun.h | 5 +- gdb/jit.c | 1 + gdb/language.c | 14 +- gdb/language.h | 25 +- gdb/m2-lang.c | 2 +- gdb/m2-lang.h | 8 +- gdb/m2-valprint.c | 95 +- gdb/m68k-bsd-nat.c | 27 +- gdb/mi/mi-main.c | 4 +- gdb/mips-nbsd-nat.c | 2 + gdb/mips-tdep.c | 5 +- gdb/nbsd-nat.c | 22 +- gdb/objc-lang.c | 2 +- gdb/opencl-lang.c | 2 +- gdb/osabi.c | 1 + gdb/osabi.h | 32 + gdb/p-lang.c | 2 +- gdb/p-lang.h | 16 +- gdb/p-valprint.c | 161 +- gdb/ppc-nbsd-nat.c | 2 + gdb/printcmd.c | 5 +- gdb/psymtab.c | 50 +- gdb/psymtab.h | 6 + gdb/python/py-prettyprint.c | 17 +- gdb/python/py-value.c | 21 + gdb/python/python-internal.h | 5 +- gdb/record-btrace.c | 11 +- gdb/regformats/regdef.h | 4 + gdb/remote.c | 12 +- gdb/riscv-tdep.c | 12 +- gdb/rust-lang.c | 120 +- gdb/sh-nbsd-nat.c | 11 +- gdb/sparc-nat.c | 50 +- gdb/stack.c | 4 +- gdb/symfile-mem.c | 2 +- gdb/symmisc.c | 10 +- gdb/symtab.c | 37 +- gdb/symtab.h | 10 + gdb/target-descriptions.c | 3 +- gdb/testsuite/ChangeLog | 216 + gdb/testsuite/README | 2 +- gdb/testsuite/boards/cc-with-tweaks.exp | 6 +- gdb/testsuite/gdb.ada/access_to_packed_array.exp | 10 + gdb/testsuite/gdb.ada/minsyms.exp | 2 + gdb/testsuite/gdb.arch/amd64-disp-step-avx.S | 5 + gdb/testsuite/gdb.arch/amd64-disp-step-avx.exp | 8 +- gdb/testsuite/gdb.base/break-interp.exp | 286 +- gdb/testsuite/gdb.base/cvexpr.exp | 11 + gdb/testsuite/gdb.base/dprintf.exp | 2 +- gdb/testsuite/gdb.base/foll-fork.exp | 10 +- gdb/testsuite/gdb.base/info-types.exp | 40 +- gdb/testsuite/gdb.base/list-ambiguous.exp | 4 + gdb/testsuite/gdb.base/maint.exp | 45 +- gdb/testsuite/gdb.base/printcmds.c | 3 + gdb/testsuite/gdb.base/printcmds.exp | 3 + gdb/testsuite/gdb.btrace/reconnect.exp | 2 +- gdb/testsuite/gdb.cp/ref-params.exp | 2 +- gdb/testsuite/gdb.cp/rvalue-ref-params.exp | 2 +- gdb/testsuite/gdb.cp/step-and-next-inline.cc | 66 + gdb/testsuite/gdb.cp/step-and-next-inline.exp | 123 + .../step-and-next-inline.h} | 37 +- .../break-inline-psymtab-2.c} | 30 +- .../break-inline-psymtab.c} | 29 +- .../break-inline-psymtab.exp} | 33 +- gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.c | 99 + gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.exp | 265 + gdb/testsuite/gdb.dwarf2/dw2-is-stmt.c | 61 + gdb/testsuite/gdb.dwarf2/dw2-is-stmt.exp | 267 + gdb/testsuite/gdb.dwarf2/dw2-ranges-base.exp | 8 +- gdb/testsuite/gdb.dwarf2/imported-unit.exp | 13 + gdb/testsuite/gdb.dwarf2/variant.exp | 3 + gdb/testsuite/gdb.fortran/logical.exp | 2 +- gdb/testsuite/gdb.fortran/logical.f90 | 2 + gdb/testsuite/gdb.fortran/module.exp | 37 +- gdb/testsuite/gdb.linespec/explicit.exp | 20 +- gdb/testsuite/gdb.mi/mi-fortran-modules.exp | 116 +- gdb/testsuite/gdb.mi/mi-sym-info-2.c | 5 + gdb/testsuite/gdb.mi/mi-sym-info.exp | 190 +- gdb/testsuite/gdb.opt/inline-locals.exp | 26 +- gdb/testsuite/gdb.server/solib-list.exp | 17 +- gdb/testsuite/gdb.server/sysroot.exp | 3 +- .../attach-many-short-lived-threads.exp | 16 +- gdb/testsuite/gdb.threads/execl.exp | 7 + .../gdb.tui/tui-layout-asm-short-prog.exp | 2 +- gdb/testsuite/gdb.tui/tui-layout-asm.exp | 2 +- gdb/testsuite/lib/cache.exp | 37 +- gdb/testsuite/lib/completion-support.exp | 27 +- gdb/testsuite/lib/dwarf.exp | 8 +- gdb/testsuite/lib/gdb.exp | 60 +- gdb/testsuite/lib/tuiterm.exp | 15 +- gdb/type-stack.c | 76 +- gdb/type-stack.h | 2 + gdb/user-regs.c | 21 +- gdb/valops.c | 4 +- gdb/valprint.c | 457 +- gdb/valprint.h | 50 +- gdb/value.h | 7 - gdb/vax-bsd-nat.c | 17 +- gdb/windows-tdep.c | 102 +- gdb/windows-tdep.h | 6 + gdb/x86-bsd-nat.c | 20 +- gdb/xcoffread.c | 4 + {gdb => gdbserver}/.dir-locals.el | 4 + gdbserver/ChangeLog | 52 + gdbserver/Makefile.in | 100 +- gdbserver/acinclude.m4 | 5 +- gdbserver/config.in | 4 + gdbserver/configure | 1309 +- gdbserver/configure.ac | 16 +- gdbserver/regcache.cc | 2 +- gdbserver/tdesc.cc | 2 +- gdbserver/tdesc.h | 2 +- {gdb => gdbsupport}/.dir-locals.el | 4 + gdbsupport/ChangeLog | 43 + gdbsupport/Makefile.in | 3 +- gdbsupport/acinclude.m4 | 2 +- gdbsupport/common-defs.h | 18 +- gdbsupport/common-types.h | 32 +- gdbsupport/common.m4 | 3 + gdbsupport/configure | 12 +- gdbsupport/gdb_binary_search.h | 4 +- {gdb => gdbsupport}/selftest.m4 | 7 +- gdbsupport/warning.m4 | 1 + include/ChangeLog | 34 + include/bfdlink.h | 12 +- include/elf/common.h | 2 + include/elf/internal.h | 30 +- include/som/aout.h | 8 +- include/som/lst.h | 2 +- ld/ChangeLog | 80 + ld/NEWS | 3 + ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/static.sh | 12 + ld/emultempl/armelf.em | 3 +- ld/emultempl/elf-x86.em | 1 + ld/emultempl/xtensaelf.em | 4 + ld/ld.texi | 42 + ld/ldelf.c | 8 +- ld/ldexp.c | 3 +- ld/ldlang.c | 139 +- ld/ldlex.h | 2 + ld/lexsup.c | 10 + ld/testsuite/ld-arm/arm-elf.exp | 7 + ld/testsuite/ld-arm/non-contiguous-arm.d | 4 + ld/testsuite/ld-arm/non-contiguous-arm.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm.s | 35 + ld/testsuite/ld-arm/non-contiguous-arm2.d | 77 + ld/testsuite/ld-arm/non-contiguous-arm2.ld | 33 + ld/testsuite/ld-arm/non-contiguous-arm3.d | 83 + ld/testsuite/ld-arm/non-contiguous-arm3.ld | 33 + ld/testsuite/ld-arm/non-contiguous-arm4.d | 4 + ld/testsuite/ld-arm/non-contiguous-arm4.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm5.d | 77 + ld/testsuite/ld-arm/non-contiguous-arm5.ld | 34 + ld/testsuite/ld-arm/non-contiguous-arm6.d | 77 + ld/testsuite/ld-arm/non-contiguous-arm6.ld | 33 + ld/testsuite/ld-elf/linux-x86.exp | 33 +- ld/testsuite/ld-elf/non-contiguous.d | 28 + ld/testsuite/ld-elf/non-contiguous.ld | 47 + ld/testsuite/ld-elf/non-contiguous.s | 21 + ld/testsuite/ld-elf/pr24920.err | 1 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.d | 5 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld | 22 + ld/testsuite/ld-powerpc/non-contiguous-powerpc.s | 8 + ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d | 5 + ld/testsuite/ld-powerpc/powerpc.exp | 3 + libctf/ChangeLog | 4 + libctf/swap.h | 2 +- opcodes/ChangeLog | 110 + opcodes/Makefile.am | 2 +- opcodes/Makefile.in | 2 +- opcodes/i386-dis.c | 23 +- opcodes/i386-gen.c | 318 +- opcodes/i386-opc.h | 3 - opcodes/i386-opc.tbl | 2067 +- opcodes/i386-tbl.h | 35852 ++++++++++--------- opcodes/z80-dis.c | 27 +- sim/ppc/ChangeLog | 8 + sim/ppc/emul_netbsd.c | 51 +- 423 files changed, 31577 insertions(+), 23574 deletions(-) create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.d create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.l create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.s create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.d create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.s create mode 100644 gas/testsuite/gas/arm/nomve-vaddsub-it.d create mode 100644 gas/testsuite/gas/elf/dwarf-5-file0.d create mode 100644 gas/testsuite/gas/elf/dwarf-5-file0.s create mode 100644 gas/testsuite/gas/i386/lfence-byte.d create mode 100644 gas/testsuite/gas/i386/lfence-byte.e create mode 100644 gas/testsuite/gas/i386/lfence-byte.s create mode 100644 gas/testsuite/gas/i386/lfence-indbr-a.d create mode 100644 gas/testsuite/gas/i386/lfence-indbr-b.d create mode 100644 gas/testsuite/gas/i386/lfence-indbr-c.d create mode 100644 gas/testsuite/gas/i386/lfence-indbr.e create mode 100644 gas/testsuite/gas/i386/lfence-indbr.s create mode 100644 gas/testsuite/gas/i386/lfence-load.d create mode 100644 gas/testsuite/gas/i386/lfence-load.s create mode 100644 gas/testsuite/gas/i386/lfence-ret-a.d create mode 100644 gas/testsuite/gas/i386/lfence-ret-b.d create mode 100644 gas/testsuite/gas/i386/lfence-ret.s create mode 100644 gas/testsuite/gas/i386/mpx-16bit.d create mode 100644 gas/testsuite/gas/i386/mpx-16bit.s create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.e create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.s create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-a.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-b.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-c.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr.e create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr.s create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-load.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-load.s create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-ret-a.d create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-ret-b.d create mode 100644 gas/testsuite/gas/z80/ez80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/gbz80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/r800_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/unsup_regs.s create mode 100644 gas/testsuite/gas/z80/z180_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_strict_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80n_unsup_regs.d create mode 100644 gdb/arch/arc.c create mode 100644 gdb/arch/arc.h copy gdb/{testsuite/gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} (65%) delete mode 100644 gdb/features/arc-arcompact.c delete mode 100644 gdb/features/arc-arcompact.xml delete mode 100644 gdb/features/arc-v2.c delete mode 100644 gdb/features/arc-v2.xml create mode 100644 gdb/features/arc/aux-arcompact.c create mode 100644 gdb/features/arc/aux-arcompact.xml create mode 100644 gdb/features/arc/aux-v2.c create mode 100644 gdb/features/arc/aux-v2.xml create mode 100644 gdb/features/arc/core-arcompact.c create mode 100644 gdb/features/arc/core-arcompact.xml create mode 100644 gdb/features/arc/core-v2.c create mode 100644 gdb/features/arc/core-v2.xml rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%) create mode 100644 gdb/testsuite/gdb.cp/step-and-next-inline.cc create mode 100644 gdb/testsuite/gdb.cp/step-and-next-inline.exp copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.cp/step-and-next-inline.h} (61%) copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab-2.c} (63%) copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab.c} (63%) copy gdb/testsuite/{gdb.ada/access_to_packed_array.exp => gdb.dwarf2/break-inline- [...] create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.c create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.exp create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt.c create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt.exp copy {gdb => gdbserver}/.dir-locals.el (88%) copy {gdb => gdbsupport}/.dir-locals.el (88%) rename {gdb => gdbsupport}/selftest.m4 (84%) create mode 100644 ld/emulparams/static.sh create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.s create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.ld create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.d create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.ld create mode 100644 ld/testsuite/ld-elf/non-contiguous.d create mode 100644 ld/testsuite/ld-elf/non-contiguous.ld create mode 100644 ld/testsuite/ld-elf/non-contiguous.s create mode 100644 ld/testsuite/ld-elf/pr24920.err create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.d create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.s create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO updated (c48a66b3a -> bc3d2f919)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3_LTO in repository toolchain/ci/base-artifacts. discards c48a66b3a 0: update: binutils-gcc-glibc-llvm: 1 new bc3d2f919 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c48a66b3a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 139 +- 02-prepare_abe/console.log | 435 +- 03-build_abe-binutils/console.log | 11369 +- 04-build_abe-stage1/console.log | 20188 ++-- 05-build_abe-linux/console.log | 176 +- 06-build_abe-glibc/console.log | 39282 +++---- 07-build_abe-stage2/console.log | 45516 ++++---- 08-build_llvm-true/console.log | 12794 +-- 10-benchmark--O3_LTO_marm/benchmark-start.log | 2 +- 10-benchmark--O3_LTO_marm/benchmark.log | 21 +- 10-benchmark--O3_LTO_marm/console.log | 112 +- 11-check_regression/console.log | 912 +- 11-check_regression/results-0.csv | 121 +- 11-check_regression/results-1.csv | 126 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-compare.csv | 1 - 11-check_regression/results-full.csv | 128 +- 11-check_regression/results.csv | 47 +- 11-check_regression/results.log | 3230 +- 12-update_baseline/console.log | 951 +- 12-update_baseline/results-0.csv | 121 +- 12-update_baseline/results-1.csv | 126 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-compare.csv | 1 - 12-update_baseline/results-full.csv | 128 +- 12-update_baseline/results.csv | 47 +- 12-update_baseline/results.log | 3216 +- console.log | 131894 ++++++++++++----------- jenkins/manifest.sh | 28 +- results | 18 +- results_id | 2 +- 31 files changed, 135613 insertions(+), 135594 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (47780d7892b7 -> aff7e57f8266)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/linux. omits 47780d7892b7 Add linux-next specific files for 20200318 omits 35e083fefc09 Merge branch 'akpm/master' omits 69b7f9ca371e drivers/media/platform/sti/delta/delta-ipc.c: fix read buf [...] omits 92ec53609a0d drivers/tty/serial/sh-sci.c: suppress warning omits 233a3d96e9cb ipc/util.c: sysvipc_find_ipc() should increase position index omits f9bade3fe305 kernel/gcov/fs.c: gcov_seq_next() should increase position index omits 6b3adf75e288 seq_read-info-message-about-buggy-next-functions-fix omits fc32c25e9584 fs/seq_file.c: seq_read(): add info message about buggy .n [...] omits f10ea55c8efa selftests: kmod: test disabling module autoloading omits f0945f6525d1 docs: admin-guide: document the kernel.modprobe sysctl omits f629edebb440 fs/filesystems.c: downgrade user-reachable WARN_ONCE() to [...] omits 83f1790ec889 kmod: make request_module() return an error when autoloadi [...] omits c78072de31d9 mm/debug: add tests validating architecture page table helpers omits 36ab4069fb97 mm-special-create-generic-fallbacks-for-pte_special-and-pt [...] omits 8aa3c8e3a3ff mm/special: create generic fallbacks for pte_special() and [...] omits 433661d2ac32 mm/memremap: set caching mode for PCI P2PDMA memory to WC omits a86dbbd90d9d mm/memory_hotplug: add pgprot_t to mhp_params omits 04e603a0705d powerpc/mm: thread pgprot_t through create_section_mapping() omits e54dd2072cd2 x86/mm: introduce __set_memory_prot() omits 0a9a2dca64f8 x86/mm: thread pgprot_t through init_memory_mapping() omits cd5157da6c2d mm/memory_hotplug: rename mhp_restrictions to mhp_params omits 1f98d84444b4 mm/memory_hotplug: drop the flags field from struct mhp_re [...] omits 4567bd08dab0 mm/vma: introduce VM_ACCESS_FLAGS omits 79e5f596f9ec mm/vma: define a default value for VM_DATA_DEFAULT_FLAGS omits 6c6c61f0e9a7 net-zerocopy-use-vm_insert_pages-for-tcp-rcv-zerocopy-fix omits 66d70d00f77b net-zerocopy: use vm_insert_pages() for tcp rcv zerocopy omits 1ceb59ccf56d mm: vm_insert_pages() checks if pte_index defined. omits 62e5edbee105 add missing page_count() check to vm_insert_pages(). omits 125818a8426a mm-add-vm_insert_pages-fix omits 0775c711d0a8 mm/memory.c: add vm_insert_pages() omits 386cbf02fdb7 mm: define pte_index as macro for x86 omits 78d35fca4488 mm: bring sparc pte_index() semantics inline with other platforms omits cdf771181c9c mm/memory.c: refactor insert_page to prepare for batched-l [...] omits f3467b3ec395 mm/swap.c: annotate data races for lru_rotate_pvecs omits 33486cc98a60 mm: annotate a data race in page_zonenum() omits b606ad6ef2f3 mm/rmap: annotate a data race at tlb_flush_batched omits f485922b8485 mm/util.c: annotate an data race at vm_committed_as omits 00d4aae286f5 mm/mempool: fix a data race in mempool_free() omits 5e0b88efeabf mm/list_lru: fix a data race in list_lru_count_one omits 002f28f2ded3 mm/memcontrol: fix a data race in scan count omits 1b6dc88c86e0 mm/page_counter: fix various data races at memsw omits 48d20268d1c3 mm-swapfile-fix-and-annotate-various-data-races-v2 omits ca1fd41b7fd2 mm/swapfile: fix and annotate various data races omits ef22ff372a8f mm/filemap.c: fix a data race in filemap_fault() omits 7df896672abb mm/swap_state: mark various intentional data races omits 9f9afcab0081 mm-page_io-mark-various-intentional-data-races-v2 omits bcff65702c1f mm/page_io: mark various intentional data races omits 8203e27afd75 mm/frontswap: mark various intentional data races omits b8c53cec123f drivers/dma/tegra20-apb-dma.c: fix platform_get_irq.cocci [...] omits ca411f5bf476 Merge branch 'akpm-current/current' omits 86f7e18de820 Merge remote-tracking branch 'trivial/for-next' omits d6e8fc4b9d92 Merge remote-tracking branch 'cfi/cfi/next' omits 33a49a19704e Merge remote-tracking branch 'cel/cel-next' omits 5aaec74160d9 Merge remote-tracking branch 'fpga/for-next' omits b275c462a147 Merge remote-tracking branch 'hmm/hmm' omits 7ef9eff7206f Merge remote-tracking branch 'devfreq/devfreq-next' omits db6708d2c97a Merge remote-tracking branch 'kgdb/kgdb/for-next' omits ae545e69f632 Merge remote-tracking branch 'hyperv/hyperv-next' omits ad83affb56da Merge remote-tracking branch 'xarray/xarray' omits 8a557b559ea0 Merge remote-tracking branch 'nvmem/for-next' omits ace66d5e2af6 Merge remote-tracking branch 'slimbus/for-next' omits b0aeeb368667 Merge remote-tracking branch 'fsi/next' omits 38570baed85b Merge remote-tracking branch 'ntb/ntb-next' omits 84eb18771e69 Merge remote-tracking branch 'at24/at24/for-next' omits cb1833929ca2 Merge remote-tracking branch 'nvdimm/libnvdimm-for-next' omits 47a27cbf1f00 Merge remote-tracking branch 'rtc/rtc-next' omits 47bc824d4c1d Merge remote-tracking branch 'coresight/next' omits 406e2735c688 Merge remote-tracking branch 'livepatching/for-next' omits 6ea3ff1574b9 Merge remote-tracking branch 'kselftest/next' omits 6b64ceb8c5d7 Merge remote-tracking branch 'random/dev' omits a4dbca1c596a Merge remote-tracking branch 'userns/for-next' omits 4359931bc927 Merge remote-tracking branch 'pinctrl/for-next' omits fcf89a9e79ac Merge remote-tracking branch 'gpio-brgl/gpio/for-next' omits 13bb1d712b85 Merge remote-tracking branch 'gpio/for-next' omits 0d1c02c589e3 Merge remote-tracking branch 'rpmsg/for-next' omits 8b45fe8576f5 Merge remote-tracking branch 'vhost/linux-next' omits 4880a7ff649d Merge remote-tracking branch 'scsi-mkp/for-next' omits 2e84cc61cb72 Merge remote-tracking branch 'scsi/for-next' omits 54c46bc1b43d Merge remote-tracking branch 'cgroup/for-next' omits 31bfa1667eb8 Merge remote-tracking branch 'slave-dma/next' omits 734d04f403bd Merge remote-tracking branch 'icc/icc-next' omits 01e679d16e71 Merge remote-tracking branch 'mux/for-next' omits 46733e8a0675 Merge remote-tracking branch 'staging/staging-next' omits f026b7f4afbb Merge remote-tracking branch 'soundwire/next' omits 5b8568324f92 Merge remote-tracking branch 'extcon/extcon-next' omits 3e7aa31629ee Merge remote-tracking branch 'char-misc/char-misc-next' omits 394fb9812c57 Merge remote-tracking branch 'tty/tty-next' omits 5067e034eb7f Merge remote-tracking branch 'phy-next/next' omits 014a1d7f8356 Merge remote-tracking branch 'usb-serial/usb-next' omits a4b9e4389f01 Merge remote-tracking branch 'usb/usb-next' omits a5491b4bd143 Merge remote-tracking branch 'driver-core/driver-core-next' omits c331557942d6 Merge remote-tracking branch 'ipmi/for-next' omits fabe8b655cf6 Merge remote-tracking branch 'leds/for-next' omits bd3f7c1eb8e0 Merge remote-tracking branch 'chrome-platform/for-next' omits d8aac3286473 Merge remote-tracking branch 'drivers-x86/for-next' omits 87a3fa1befdf Merge remote-tracking branch 'workqueues/for-next' omits 1844beb59894 Merge remote-tracking branch 'percpu/for-next' omits a4d235188b13 Merge remote-tracking branch 'xen-tip/linux-next' omits 6f173ca4a5ce Merge remote-tracking branch 'kvms390/next' omits 3101af7d052d Merge remote-tracking branch 'kvm-arm/next' omits a1bab38e3a31 Merge remote-tracking branch 'kvm/linux-next' omits 454f67d4d939 Merge remote-tracking branch 'rcu/rcu/next' omits 4d344fc46bce Merge remote-tracking branch 'ftrace/for-next' omits 072c4307800f Merge remote-tracking branch 'irqchip/irq/irqchip-next' omits 69e4e65ccfeb Merge remote-tracking branch 'edac/edac-for-next' omits acaa3b7efc02 Merge remote-tracking branch 'clockevents/timers/drivers/next' omits 16de0be19602 Merge remote-tracking branch 'tip/auto-latest' omits 71c2ad98d662 Merge remote-tracking branch 'spi/for-next' omits e64f076e4dea Merge remote-tracking branch 'devicetree/for-next' omits ed10fce06dbf Merge remote-tracking branch 'audit/next' omits 7a7720865901 Merge remote-tracking branch 'iommu/next' omits 297b0cd73bcb Merge remote-tracking branch 'tpmdd/next' omits ca9c4838924c Merge remote-tracking branch 'smack/for-next' omits d34bc46c9233 Merge remote-tracking branch 'selinux/next' omits c36c5d739e81 Merge remote-tracking branch 'keys/keys-next' omits 67dcc560a03d Merge remote-tracking branch 'integrity/next-integrity' omits 7505b374eb86 Merge remote-tracking branch 'apparmor/apparmor-next' omits 075040dd2925 Merge remote-tracking branch 'security/next-testing' omits 57cba74085c5 Merge remote-tracking branch 'regulator/for-next' omits 8212dc12a15c Merge remote-tracking branch 'battery/for-next' omits f8e4f9dce8d2 Merge remote-tracking branch 'mfd/for-mfd-next' omits 85047b187815 Merge remote-tracking branch 'mmc/next' omits 04dbfa174f4c Merge remote-tracking branch 'pcmcia/pcmcia-next' omits 375d2e29c54d Merge remote-tracking branch 'block/for-next' omits 95de7753440c Merge remote-tracking branch 'input/next' omits ab46fadac689 Merge remote-tracking branch 'modules/modules-next' omits 16073176e17b Merge remote-tracking branch 'sound-asoc/for-next' omits 24d01a44142e Merge remote-tracking branch 'sound/for-next' omits f71d12902aa6 Merge remote-tracking branch 'regmap/for-next' omits 19aecbbaa036 Merge remote-tracking branch 'etnaviv/etnaviv/next' omits 56a854e8b267 Merge remote-tracking branch 'imx-drm/imx-drm/next' omits 6cd2de06db11 Merge remote-tracking branch 'mali-dp/for-upstream/mali-dp' omits 7fc81add5a25 Merge remote-tracking branch 'drm-tegra/drm/tegra/for-next' omits 8a099420fd29 Merge remote-tracking branch 'drm-intel/for-linux-next' omits 9b0a96811c6c Merge remote-tracking branch 'amdgpu/drm-next' omits 62cc181e86b6 Merge remote-tracking branch 'drm/drm-next' omits b53e35a078c0 Merge remote-tracking branch 'crypto/master' omits f8a83a754dd1 Merge remote-tracking branch 'spi-nor/spi-nor/next' omits 7614691f825c Merge remote-tracking branch 'nand/nand/next' omits 50cb10461c3c Merge remote-tracking branch 'mtd/mtd/next' omits 3e6760fbd61c Merge remote-tracking branch 'gfs2/for-next' omits 22dc52bf1e81 Merge remote-tracking branch 'mac80211-next/master' omits 66b5044a7ec7 Merge remote-tracking branch 'bluetooth/master' omits e39bd99a62dc Merge remote-tracking branch 'wireless-drivers-next/master' omits 070e2d6c2c43 Merge remote-tracking branch 'netfilter-next/master' omits 68d4d68f646e Merge remote-tracking branch 'mlx5-next/mlx5-next' omits aef3d36ae774 Merge remote-tracking branch 'ipsec-next/master' omits 94f8b9937ee7 Merge remote-tracking branch 'bpf-next/master' omits 766a840ee7d3 Merge remote-tracking branch 'net-next/master' omits c4c732a3cad5 Merge remote-tracking branch 'rdma/for-next' omits 4d73e2f72f4e Merge remote-tracking branch 'swiotlb/linux-next' omits 56ad7e3b8264 Merge remote-tracking branch 'ieee1394/for-next' omits cfa791e9c144 Merge remote-tracking branch 'thermal/thermal/linux-next' omits c81d9a2cf128 Merge remote-tracking branch 'cpufreq-arm/cpufreq/arm/linux-next' omits b6a01108ce27 Merge remote-tracking branch 'pm/linux-next' omits b874ebc08ed9 Merge remote-tracking branch 'v4l-dvb/master' omits aad9d5b6315a Merge remote-tracking branch 'jc_docs/docs-next' omits a163e1559d44 Merge remote-tracking branch 'hwmon-staging/hwmon-next' omits 3c36d879da3c Merge branch 'dmi/master' omits 2b5ea312e979 Merge remote-tracking branch 'i3c/i3c/next' omits 6dfee190b2d1 Merge remote-tracking branch 'i2c/i2c/for-next' omits b875864ae971 Merge remote-tracking branch 'hid/for-next' omits 9cbc3d371017 Merge remote-tracking branch 'pstore/for-next/pstore' omits ddd0f7131f38 Merge remote-tracking branch 'pci/next' omits f24f5573b051 Merge remote-tracking branch 'printk/for-next' omits fc085d6a58e6 Merge remote-tracking branch 'vfs/for-next' omits 27518d2b681e Merge remote-tracking branch 'file-locks/locks-next' omits 453e7a66ae5b Merge remote-tracking branch 'iomap/iomap-for-next' omits 85ae62988f17 Merge remote-tracking branch 'xfs/for-next' omits cc255a2df9d9 Merge remote-tracking branch 'v9fs/9p-next' omits f06860bfab36 Merge remote-tracking branch 'ubifs/linux-next' omits 58f0838ab06d Merge remote-tracking branch 'overlayfs/overlayfs-next' omits 53e1355b6d67 Merge remote-tracking branch 'nfsd/nfsd-next' omits a75749f94dbf Merge remote-tracking branch 'nfs/linux-next' omits 9b3b0abc65ae Merge remote-tracking branch 'jfs/jfs-next' omits 1c84ece15499 Merge remote-tracking branch 'f2fs/dev' omits ed39936396e7 Merge remote-tracking branch 'ext4/dev' omits 952a7e43e8db Merge remote-tracking branch 'ext3/for_next' omits ea99103e6665 Merge remote-tracking branch 'erofs/dev' omits c321bb2804cc Merge remote-tracking branch 'cifs/for-next' omits 81f578a46ff2 Merge remote-tracking branch 'btrfs/for-next' omits 804c953de6e6 Merge remote-tracking branch 'xtensa/xtensa-for-next' omits 3c517ae3f501 Merge remote-tracking branch 'sh/sh-next' omits 88d7006c8e99 Merge remote-tracking branch 's390/features' omits 94983ff64370 Merge remote-tracking branch 'risc-v/for-next' omits ec6cf44b4205 Merge remote-tracking branch 'soc-fsl/next' omits 8fec88413d6e Merge remote-tracking branch 'powerpc/next' omits af497f1fc9e6 Merge remote-tracking branch 'parisc-hd/for-next' omits 89cfede6da4d Merge remote-tracking branch 'openrisc/for-next' omits f9b0ccce13f6 Merge remote-tracking branch 'nds32/next' omits cc322d5054af Merge remote-tracking branch 'mips/mips-next' omits 0a4e8d1806f7 Merge remote-tracking branch 'microblaze/next' omits c3f43ee1147f Merge remote-tracking branch 'm68knommu/for-next' omits 020d0e8a8f1f Merge remote-tracking branch 'm68k/for-next' omits a875671cad12 Merge remote-tracking branch 'ia64/next' omits 3a18974daa16 Merge remote-tracking branch 'h8300/h8300-next' omits 0a5f79a0c4bd Merge remote-tracking branch 'csky/linux-next' omits 27467e204dfa Merge remote-tracking branch 'clk/clk-next' omits afc90409ec16 Merge remote-tracking branch 'tegra/for-next' omits c47505ea1d4e Merge remote-tracking branch 'sunxi/sunxi/for-next' omits 7ea938870402 Merge remote-tracking branch 'scmi/for-linux-next' omits da12cdc0f2be Merge remote-tracking branch 'samsung-krzk/for-next' omits 5d12dfabf0ed Merge remote-tracking branch 'rockchip/for-next' omits 614f59d78e2e Merge remote-tracking branch 'reset/reset/next' omits 3af9f1ffe782 Merge remote-tracking branch 'renesas/next' omits 2c371a3459a5 Merge remote-tracking branch 'realtek/for-next' omits bb9b193bff82 Merge remote-tracking branch 'raspberrypi/for-next' omits 7e075050b714 Merge remote-tracking branch 'qcom/for-next' omits af8ce080026c Merge remote-tracking branch 'omap/for-next' omits 9d41a156785c Merge remote-tracking branch 'mvebu/for-next' omits ff4b61df986b Merge remote-tracking branch 'mediatek/for-next' omits 8765d420dcd2 Merge remote-tracking branch 'keystone/next' omits f31de5c1d63c Merge remote-tracking branch 'imx-mxs/for-next' omits dc86dcb8e719 Merge remote-tracking branch 'at91/at91-next' omits b996d1879786 Merge remote-tracking branch 'aspeed/for-next' omits 0488b75790f1 Merge remote-tracking branch 'amlogic/for-next' omits f7f010ce31e6 Merge remote-tracking branch 'arm-soc/for-next' omits 024d91175bcf Merge remote-tracking branch 'arm-perf/for-next/perf' omits 393f4b0bd8f0 Merge remote-tracking branch 'arm64/for-next/core' omits ee244202b043 Merge remote-tracking branch 'arm/for-next' omits c0d29acab24a Merge remote-tracking branch 'dma-mapping/for-next' omits 4d4e2fae06e0 Merge remote-tracking branch 'kbuild/for-next' omits fc09fcabe383 Merge remote-tracking branch 'kspp-gustavo/for-next/kspp' omits 39ff0c2fc628 Merge remote-tracking branch 'drm-misc-fixes/for-linux-nex [...] omits 46fa09a251bc Merge remote-tracking branch 'soc-fsl-fixes/fix' omits 25f9394981ba Merge remote-tracking branch 'hyperv-fixes/hyperv-fixes' omits 1cee88e06199 Merge remote-tracking branch 'mmc-fixes/fixes' omits 7aa56358b536 Merge remote-tracking branch 'drm-intel-fixes/for-linux-ne [...] omits 6d35bb6451d1 Merge remote-tracking branch 'devicetree-fixes/dt/linus' omits 268e13f9fb09 Merge remote-tracking branch 'samsung-krzk-fixes/fixes' omits 8125ef917b01 Merge remote-tracking branch 'btrfs-fixes/next-fixes' omits 3eb9fc0d8163 Merge remote-tracking branch 'omap-fixes/fixes' omits e2cb2c6aa5e6 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' omits 9adb6f62f32f Merge remote-tracking branch 'slave-dma-fixes/fixes' omits 312cc59c480c Merge remote-tracking branch 'input-current/for-linus' omits 8263714d36a3 Merge remote-tracking branch 'char-misc.current/char-misc-linus' omits 115526bfb2b9 Merge remote-tracking branch 'staging.current/staging-linus' omits 9179693950fd Merge remote-tracking branch 'usb-chipidea-fixes/ci-for-us [...] omits 1d49af7458e9 Merge remote-tracking branch 'usb-serial-fixes/usb-linus' omits 21e06b2cec86 Merge remote-tracking branch 'usb.current/usb-linus' omits aa3c23e92c5f Merge remote-tracking branch 'regmap-fixes/for-linus' omits 337d1262abe6 Merge remote-tracking branch 'sound-asoc-fixes/for-linus' omits d09ea9c7717d Merge remote-tracking branch 'sound-current/for-linus' omits 393a87e656d2 Merge remote-tracking branch 'rdma-fixes/for-rc' omits bad6a4bd5f76 Merge remote-tracking branch 'ipsec/master' omits 2f644058ee3f Merge remote-tracking branch 'bpf/master' omits 8f4002e5bc27 Merge remote-tracking branch 'net/master' omits fd02aeffa33a Merge remote-tracking branch 's390-fixes/fixes' omits 22cdfded3614 Merge remote-tracking branch 'powerpc-fixes/fixes' omits eaf7e8f701bf Merge remote-tracking branch 'arc-current/for-curr' omits 40a1ee6b3408 Merge remote-tracking branch 'kbuild-current/fixes' omits 28c11197bf8d Merge branch 'for-next/bti' into for-next/core omits d5da891bf888 Merge branch 'for-next/misc' into for-next/core omits f574fc138a4d mm/hmm: merge hmm_vma_do_fault into into hmm_vma_fault() omits 8e97ee7a3a2a rcu-tasks: Add a grace-period start time for throttling and debug omits 8459b561aaf0 rcu-tasks: Make RCU Tasks Trace make use of RCU scheduler hooks omits 6d0004338c87 rcu-tasks: Use context-switch hook for PREEMPT=y kernels omits 1e646fb43a5c rcu-tasks: Make rcutorture writer stall output include GP state omits 589081348a37 rcu-tasks: Add RCU tasks to rcutorture writer stall output omits 718fb3a40b62 rcu-tasks: Move #ifdef into tasks.h omits 5d898a391c31 rcu-tasks: Add stall warnings for RCU Tasks Trace omits 413bd89433eb rcutorture: Add torture tests for RCU Tasks Trace omits 928f6b39f5ba rcu-tasks: Add an RCU Tasks Trace to simplify protection o [...] omits d67155c21c12 rcu-tasks: Code movement to allow more Tasks RCU variants omits 68a8347e2df5 rcu-tasks: Further refactor RCU-tasks to allow adding more [...] omits 958120794f36 rcu-tasks: Use unique names for RCU-Tasks kthreads and messages omits d85a46029d4f rcutorture: Add torture tests for RCU Tasks Rude omits 1a6ef62e6031 rcu-tasks: Add an RCU-tasks rude variant omits 655e44eb5034 rcu-tasks: Refactor RCU-tasks to allow variants to be added omits 3fd06a7e213b rcutorture: Add a test for synchronize_rcu_mult() omits 8e9a8b061e6a rcu: Reinstate synchronize_rcu_mult() omits 2d0075ee0ced rcu-tasks: Create struct to hold state information omits b015db02c58a rcu-tasks: Move Tasks RCU to its own file omits 37d4797a6433 rcutorture: Add flag to produce non-busy-wait task stalls omits 54200f711cde rcu: Add per-task state to RCU CPU stall warnings omits f94b6f452b8e sched/core: Add function to sample state of non-running task omits 4a13723c325c Merge branch 'pnp' into linux-next omits aca9226b83fa Merge branch 'pm-docs' into linux-next omits e05046117df8 Merge branches 'pm-core', 'pm-sleep', 'pm-domains' and 'po [...] omits be4dbda45a46 Merge branches 'pm-cpuidle' and 'pm-cpufreq' into linux-next omits 8ffc4aea2810 Merge branch 'pm-qos' into linux-next omits 669c59204e0e Merge branches 'acpi-x86', 'acpi-fan', 'acpi-pci' and 'acp [...] omits fabf81f5c5ae ACPI: sysfs: copy ACPI data using io memory copying omits 09f8f082dcda Merge branch 'fixes' into next omits a3313d222164 mmc: rtsx_pci: Fix support for speed-modes that relies on tuning omits 6e6ede5f454d Merge branch 'v5.7/drivers' into tmp/aml-rebuild omits dd676033754c Merge branch 'v5.7/dt64' into tmp/aml-rebuild omits 92ea12372ed6 Merge branches 'arm64-for-5.7', 'arm64-defconfig-for-5.7', [...] omits d45eed15a915 Merge branch 'regulator-5.7' into regulator-next omits 3326e6767e69 Merge branch 'asoc-5.7' into asoc-next omits bd7867364deb Merge branch 'asoc-5.6' into asoc-linus omits 244c8e1aaa88 Merge branch 'for-next/final-cap-helper' into for-next/core omits 74f52f957efc Merge branch 'remotes/lorenzo/pci/vmd' omits 3dd39730ed36 Merge branch 'remotes/lorenzo/pci/tegra' omits 79369265c748 Merge branch 'remotes/lorenzo/pci/qcom' omits 92c602417522 Merge branch 'remotes/lorenzo/pci/hv' omits 3cbc78dc9213 Merge branch 'remotes/lorenzo/pci/endpoint' omits 65a7a792785c Merge branch 'remotes/lorenzo/pci/amlogic' omits 4fbd7b212886 Merge branch 'pci/misc' omits 11b63f2385db Merge branch 'pci/interrupts' omits 22c4b2678ae3 Merge branch 'pci/hotplug' omits 276b3c9de546 Merge branch 'pci/enumeration' omits c201211a59a2 Merge branch 'spi-5.7' into spi-next omits 1424835a7c53 Merge branch 'for-next/asm-annotations' into for-next/core omits c5ef1616d5f4 Merge branches 'for-next/memory-hotremove', 'for-next/arm_ [...] adds fd4d9c7d0c71 mm: slub: add missing TID bump in kmem_cache_alloc_bulk() adds 5076190daded mm: slub: be more careful about the double cmpxchg of freelist adds 4b8a5cfb5fd3 modpost: Get proper section index by get_secindex() instea [...] adds ddeeafba51e1 Merge remote-tracking branch 'kbuild-current/fixes' adds 09874ef2ea19 Merge remote-tracking branch 'arc-current/for-curr' adds d0bab0c39e32 arm64: smp: fix smp_send_stop() behaviour adds f50b7dacccba arm64: smp: fix crash_smp_send_stop() behaviour adds 24a8d30ec7dd Merge remote-tracking branch 'arm64-fixes/for-next/fixes' adds 7d02f03af37c Merge remote-tracking branch 'powerpc-fixes/fixes' adds 714fdf4bc7c7 Merge remote-tracking branch 's390-fixes/fixes' adds 028fd76b9b1c Revert "net: mvmdio: avoid error message for optional IRQ" adds fa2632f74e57 net: mvmdio: avoid error message for optional IRQ adds d36963b861c1 Merge branch 'net-mvmdio-avoid-error-message-for-optional-IRQ' adds 612eb1c3b9e5 Revert "net: bcmgenet: use RGMII loopback for MAC reset" adds 88f6c8bf1aae net: bcmgenet: keep MAC in reset until PHY is up adds af4e6671b21f Merge branch 'net-bcmgenet-revisit-MAC-reset' adds 872307abbd0d net: phy: mdio-mux-bcm-iproc: check clk_prepare_enable() r [...] adds ce1f35216282 net: ena: fix incorrect setting of the number of msix vectors adds e02ae6ed51be net: ena: fix request of incorrect number of IRQ vectors adds 30623e1ed116 net: ena: avoid memory access violation by validating req_ [...] adds dfdde1345bc1 net: ena: fix continuous keep-alive resets adds 155385754a9c Merge branch 'ENA-driver-bug-fixes' adds 6497ca07f5e9 net: phy: sfp-bus.c: get rid of docs warnings adds 2de9780f7507 net: core: dev.c: fix a documentation warning adds 783fc96b3c96 Merge remote-tracking branch 'net/master' adds 004b942d0a88 Merge remote-tracking branch 'bpf/master' adds 2a9de3af21aa vti6: Fix memory leak of skb if input policy check fails adds aa269cf4e1ed Merge remote-tracking branch 'ipsec/master' adds 176c22c7b90d Merge remote-tracking branch 'rdma-fixes/for-rc' adds 216ac18e2409 Merge remote-tracking branch 'sound-current/for-linus' adds 557270e8dc79 ASoC: rt5682: fix the random recording noise of headset adds a168dae5ea14 ASoC: stm32: spdifrx: fix regmap status check adds c7a8aedc3f62 Merge branch 'asoc-5.6' into asoc-linus adds 7d25f3c191cd Merge remote-tracking branch 'sound-asoc-fixes/for-linus' adds 137a0af56a43 Merge remote-tracking branch 'regmap-fixes/for-linus' adds 99f75ce66619 regulator: da9063: fix suspend adds e91587eaacc1 Merge branch 'regulator-5.6' into regulator-linus adds 6c70fc3c5fd8 Merge remote-tracking branch 'regulator-fixes/for-linus' adds ed069827ca70 tty: drop outdated comments about release_tty() locking adds 17329563a97d tty: fix compat TIOCGSERIAL leaking uninitialized memory adds 6e622cd8bd88 tty: fix compat TIOCGSERIAL checking wrong function ptr adds c325b7dc726d Merge remote-tracking branch 'tty.current/tty-linus' adds 2866ce869616 Merge tag 'usb-serial-5.6-rc7' of https://git.kernel.org/p [...] adds 0c884a442fbf Merge remote-tracking branch 'usb.current/usb-linus' adds a8ffc9d17999 Merge remote-tracking branch 'usb-chipidea-fixes/ci-for-us [...] adds a500f3bd787f iio: adc: at91-sama5d2_adc: fix differential channels in t [...] adds e19ac9d9a978 iio: adc: stm32-dfsdm: fix sleep in atomic context adds 29e8c8253d7d iio: trigger: stm32-timer: disable master mode when stopping adds b500c086e411 iio: magnetometer: ak8974: Fix negative raw values in sysfs adds cb2116ff9785 iio: accel: adxl372: Set iio_chan BE adds b42aa97ed5f1 iio: light: vcnl4000: update sampling periods for vcnl4200 adds 2ca5a8792d61 iio: light: vcnl4000: update sampling periods for vcnl4040 adds e43d110cdc20 iio: st_sensors: remap SMO8840 to LIS2DH12 adds 016a8845f6da iio: chemical: sps30: fix missing triggered buffer dependency adds 10856d88f765 iio: ping: set pa_laser_ping_cfg in of_ping_match adds 14800df6a020 Merge tag 'iio-fixes-for-5.6a' of git://git.kernel.org/pub [...] adds a54d111f52bb Merge remote-tracking branch 'staging.current/staging-linus' adds 283f87c0d5d3 stm class: sys-t: Fix the use of time_after() adds 885f123554bb intel_th: msu: Fix the unexpected state warning adds ce666be89a8a intel_th: Fix user-visible error codes adds add492d2e944 intel_th: pci: Add Elkhart Lake CPU support adds e0ec9d08e2c8 Merge remote-tracking branch 'char-misc.current/char-misc-linus' adds 3b059da9835c Input: allocate keycode for "Selective Screenshot" key adds 769382504e14 Merge remote-tracking branch 'input-current/for-linus' adds 349f82e60d49 Merge remote-tracking branch 'slave-dma-fixes/fixes' adds 7ce789ca68e8 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' adds 2e26c9121092 Merge remote-tracking branch 'omap-fixes/fixes' adds 092433e6ce5f Merge remote-tracking branch 'btrfs-fixes/next-fixes' adds d2ede9f44a7a Merge remote-tracking branch 'samsung-krzk-fixes/fixes' adds 627806f0fcb6 Merge remote-tracking branch 'devicetree-fixes/dt/linus' adds 78c3e5e6cde8 scsi: qla2xxx: Fix I/Os being passed down when FC device i [...] adds c214657d99fc Merge remote-tracking branch 'scsi-fixes/fixes' adds 65bb88d61dab Merge remote-tracking branch 'drm-intel-fixes/for-linux-ne [...] adds 4686392c3236 mmc: rtsx_pci: Fix support for speed-modes that relies on tuning adds a41f111b4532 Merge remote-tracking branch 'mmc-fixes/fixes' adds 8598accf4cd0 Merge remote-tracking branch 'hyperv-fixes/hyperv-fixes' adds c2bbe2b8d2c9 Merge remote-tracking branch 'soc-fsl-fixes/fix' adds b216a8e7908c drm/lease: fix WARNING in idr_destroy adds 4a20aa053992 Merge remote-tracking branch 'drm-misc-fixes/for-linux-nex [...] adds 6289b2fa1294 Merge remote-tracking branch 'kspp-gustavo/for-next/kspp' adds 407523360c62 Merge remote-tracking branch 'kbuild/for-next' adds 20d7f63e56eb Merge remote-tracking branch 'dma-mapping/for-next' adds fb75335ab5b5 Merge remote-tracking branch 'arm/for-next' adds 4e80366cf509 Merge branches 'for-next/memory-hotremove', 'for-next/arm_ [...] adds 2cc83ad19ae6 Merge branch 'for-next/asm-annotations' into for-next/core adds 3ff047f6971d arm64: cpufeature: Fix meta-capability cpufeature check adds cfef06bd0686 arm64: cpufeature: add pointer auth meta-capabilities adds 91a1b6ccff32 arm64: rename ptrauth key structures to be user-specific adds be1298425665 arm64: install user ptrauth keys at kernel exit time adds df3551011b81 arm64: ptrauth: Add bootup/runtime flags for __cpu_setup adds 8c176e1625a6 arm64: cpufeature: Move cpu capability helpers inside C file adds deeaac5175a5 arm64: cpufeature: handle conflicts based on capability adds 6982934e19f8 arm64: enable ptrauth earlier adds 33e45234987e arm64: initialize and switch ptrauth kernel keys adds 28321582334c arm64: initialize ptrauth keys for kernel booting task adds 689eae42afd7 arm64: mask PAC bits of __builtin_return_address adds 04ad99a0b160 arm64: unwind: strip PAC from kernel addresses adds cdcb61ae4c56 arm64: __show_regs: strip PAC from lr in printk adds e51f5f56dd69 arm64: suspend: restore the kernel ptrauth keys adds c2d920bf1fff kconfig: Add support for 'as-option' adds 74afda4016a7 arm64: compile the kernel with ptrauth return address signing adds 6cb6982f42cb lkdtm: arm64: test kernel pointer authentication adds a106b62ea604 Merge branch 'for-next/kernel-ptrauth' into for-next/core adds bf7f15c585d5 arm64: elf: Fix allnoconfig kernel build with !ARCH_USE_GN [...] adds d28a26aafd88 Merge branch 'for-next/bti' into for-next/core adds 82791513d59d Merge remote-tracking branch 'arm64/for-next/core' adds 06236821aeac perf: arm-ccn: Use scnprintf() for robustness adds 29227d6ea157 arm64: perf: Clean up enable/disable calls adds 8e35aa642ee4 arm64: cpufeature: Extract capped perfmon fields adds c854188ea010 KVM: arm64: limit PMU version to PMUv3 for ARMv8.1 adds 8673e02e5841 arm64: perf: Add support for ARMv8.5-PMU 64-bit counters adds 624b8759c86c Merge remote-tracking branch 'arm-perf/for-next/perf' adds a5ad25fcb73f Merge remote-tracking branch 'arm-soc/for-next' adds 4d2cb376e5cc arm64: dts: meson-g12: split emmc pins to select 4 or 8 bus width adds f12a463d2f43 arm64: dts: meson-g12: add the SPIFC nodes adds 0e1610e726d3 arm64: dts: khadas-vim3: add SPIFC controller node adds a084eaf3096c arm64: dts: meson-g12b-odroid-n2: add SPIFC controller node adds bde0962874cc Merge branch 'v5.7/dt64' into tmp/aml-rebuild adds 22f8bc15492d Merge branch 'v5.7/drivers' into tmp/aml-rebuild adds 30035de0a7b7 Merge remote-tracking branch 'amlogic/for-next' adds d87ba6bf99e2 Merge remote-tracking branch 'aspeed/for-next' adds aad2505a6302 Merge remote-tracking branch 'at91/at91-next' adds c7404ddec3a0 Merge remote-tracking branch 'imx-mxs/for-next' adds fea15d74530d Merge remote-tracking branch 'keystone/next' adds 1b0158e471ad Merge remote-tracking branch 'mediatek/for-next' adds 812b5ad59e3d Merge remote-tracking branch 'mvebu/for-next' adds f6a507c121c4 Merge remote-tracking branch 'omap/for-next' adds 392a585583c0 arm64: dts: sdm845: add IPA information adds dfaf16014f55 arm64: dts: qcom: sdm845-mtp: Relocate remoteproc firmware adds 8dc3769c8a68 Merge branches 'arm64-for-5.7', 'arm64-defconfig-for-5.7', [...] adds 883e5fb6928d Merge remote-tracking branch 'qcom/for-next' adds f7d9fac21176 Merge remote-tracking branch 'raspberrypi/for-next' adds bd2784467e02 Merge remote-tracking branch 'realtek/for-next' adds 31d8c51af12e Merge remote-tracking branch 'renesas/next' adds 71a724fa83b3 Merge remote-tracking branch 'reset/reset/next' adds 24c397ea0472 Merge remote-tracking branch 'rockchip/for-next' adds b0e0e0c78dcd Merge remote-tracking branch 'samsung-krzk/for-next' adds 5efd5619f67d Merge remote-tracking branch 'scmi/for-linux-next' adds 0595e5c56974 Merge remote-tracking branch 'sunxi/sunxi/for-next' adds bf0b6dfd6a8d Merge remote-tracking branch 'tegra/for-next' adds ae512bee4c8f Merge remote-tracking branch 'clk/clk-next' adds 9d12f92842d8 Merge remote-tracking branch 'csky/linux-next' adds fe76c6b1df5e Merge remote-tracking branch 'h8300/h8300-next' adds bced48efcb85 Merge remote-tracking branch 'ia64/next' adds 77b7f11debc0 Merge remote-tracking branch 'm68k/for-next' adds 74fd87d48148 Merge remote-tracking branch 'm68knommu/for-next' adds 61388d1db03c Merge remote-tracking branch 'microblaze/next' adds 10365c46531d Merge remote-tracking branch 'mips/mips-next' adds 9c6fc7f2e489 Merge remote-tracking branch 'nds32/next' adds 51711bedb7aa Merge remote-tracking branch 'openrisc/for-next' adds 5c2901a19777 Merge remote-tracking branch 'parisc-hd/for-next' adds 517631115798 Merge remote-tracking branch 'powerpc/next' adds ce817339e777 Merge remote-tracking branch 'soc-fsl/next' adds e2b721a8176a Merge remote-tracking branch 'risc-v/for-next' adds 5d56849dc18d Merge remote-tracking branch 's390/features' adds efaef15144d2 Merge remote-tracking branch 'sh/sh-next' adds f8185ff26158 Merge remote-tracking branch 'xtensa/xtensa-for-next' adds b3e98457d5ff Merge remote-tracking branch 'btrfs/for-next' adds 4f6257b7d092 CIFS: check new file size when extending file by fallocate adds 8fd106952da7 CIFS: Fix bug which the return value by asynchronous read [...] adds 9ea1e12f640f Merge remote-tracking branch 'cifs/for-next' adds 88a4fab1dece Merge remote-tracking branch 'erofs/dev' adds e5eec7b72b7e Merge remote-tracking branch 'ext3/for_next' adds 3a41a27ea6df Merge remote-tracking branch 'ext4/dev' adds 35df501e1064 Merge remote-tracking branch 'f2fs/dev' adds 2e53c1865e31 Merge remote-tracking branch 'jfs/jfs-next' adds 61d0c09b9208 Merge remote-tracking branch 'nfs/linux-next' adds 6589b82b9bc9 Merge remote-tracking branch 'nfsd/nfsd-next' adds 27a7384f8e59 Merge remote-tracking branch 'overlayfs/overlayfs-next' adds e2222c24b9a6 Merge remote-tracking branch 'ubifs/linux-next' adds d56a4d97c61d Merge remote-tracking branch 'v9fs/9p-next' adds 77ca1eed5a7d xfs: fix incorrect test in xfs_alloc_ag_vextent_lastblock adds 37a6547d92af xfs: xrep_reap_extents should not destroy the bitmap adds 00b10d487b29 xfs: rename xfs_bitmap to xbitmap adds 608eb3cee703 xfs: replace open-coded bitmap weight logic adds e06536a692e0 xfs: introduce fake roots for ag-rooted btrees adds 349e1c0380db xfs: introduce fake roots for inode-rooted btrees adds 60e3d7070749 xfs: support bulk loading of staged btrees adds e6eb33d905c2 xfs: add support for free space btree staging cursors adds c29ce8f48e21 xfs: add support for inode btree staging cursors adds 56e98164ffea xfs: add support for refcount btree staging cursors adds 59d677127cf1 xfs: add support for rmap btree staging cursors adds 854f82b1f603 xfs: factor out quotaoff intent AIL removal and memory free adds 8a6271431339 xfs: fix unmount hang and memory leak on shutdown during quotaoff adds de8e6f2e4635 Merge remote-tracking branch 'xfs/for-next' adds d9973ce2fe5b iomap: fix comments in iomap_dio_rw adds 386ce5c3061a Merge remote-tracking branch 'iomap/iomap-for-next' adds 9457d557b04b Merge remote-tracking branch 'file-locks/locks-next' adds 909e94e0cd70 Merge remote-tracking branch 'vfs/for-next' adds 400391e4d2ec Merge remote-tracking branch 'printk/for-next' adds 2bee1b8de46c Merge branch 'pci/enumeration' adds 5c57965fabf1 Merge branch 'pci/hotplug' adds 9c00aefd64bd Merge branch 'pci/interrupts' adds 0508a4bcb55b Merge branch 'pci/misc' adds 23aa5e89962a Merge branch 'remotes/lorenzo/pci/amlogic' adds a1d105d4ab8e PCI: endpoint: functions/pci-epf-test: Add DMA support to [...] adds c95dc02b42eb PCI: endpoint: functions/pci-epf-test: Print throughput in [...] adds 74b9b4da84c7 misc: pci_endpoint_test: Use streaming DMA APIs for buffer [...] adds 86eb205b612f tools: PCI: Add 'd' command line option to support DMA adds 8af263ce58de misc: pci_endpoint_test: Add support to get DMA option fro [...] adds 4ac63cf0c048 PCI: endpoint: Fix ->set_msix() to take BIR and offset as [...] adds 8d4e2c90d43a PCI: dwc: Fix dw_pcie_ep_raise_msix_irq() to get correct M [...] adds 4a24beedee7e PCI: keystone: Allow AM654 PCIe Endpoint to raise MSI-X interrupt adds d7cdee206496 Merge branch 'remotes/lorenzo/pci/endpoint' adds 525cfd88000a Merge branch 'remotes/lorenzo/pci/hv' adds 1f442218d657 PCI: mobiveil: Introduce a new structure mobiveil_root_port adds 2ba24842d6b4 PCI: mobiveil: Move the host initialization into a function adds 39e3a03eea5b PCI: mobiveil: Collect the interrupt related operations in [...] adds 03bdc3884019 PCI: mobiveil: Modularize the Mobiveil PCIe Host Bridge IP driver adds ed620e96541f PCI: mobiveil: Add callback function for interrupt initialization adds fc99b3311af7 PCI: mobiveil: Add callback function for link up check adds 52cae4c7082f PCI: mobiveil: Allow mobiveil_host_init() to be used to re [...] adds 029dea3cdc67 PCI: mobiveil: Add 8-bit and 16-bit CSR register accessors adds 11d22cc395ca PCI: mobiveil: Add Header Type field check adds 3edeb49525bb dt-bindings: PCI: Add NXP Layerscape SoCs PCIe Gen4 controller adds d29ad70a813b PCI: mobiveil: Add PCIe Gen4 RC driver for Layerscape SoCs adds 92a17e5c7949 PCI: mobiveil: Fix sparse different address space warnings adds 863bba34d2f4 PCI: mobiveil: Fix unmet dependency warning for PCIE_MOBIV [...] adds f5cbce982c9f Merge branch 'remotes/lorenzo/pci/mobiveil' adds ccf535a6a6bc Merge branch 'remotes/lorenzo/pci/qcom' adds db5d389e6f83 Merge branch 'remotes/lorenzo/pci/tegra' adds cf21d34fbdf6 Merge branch 'remotes/lorenzo/pci/vmd' adds 6291030e1a0e Merge remote-tracking branch 'pci/next' adds 9765af6f5ec1 Merge remote-tracking branch 'pstore/for-next/pstore' adds 77a36a3ab4ff HID: Add driver fixing Glorious PC Gaming Race mouse repor [...] adds 0503b5ad9d95 Merge branch 'for-5.7/glorious' into for-next adds e5fc5b76722c Merge remote-tracking branch 'hid/for-next' adds 7b2a293c899d Merge remote-tracking branch 'i2c/i2c/for-next' adds 3114ba2b8759 Merge remote-tracking branch 'i3c/i3c/next' adds d89427ada97d Merge branch 'dmi/master' adds a47c21a19401 Merge remote-tracking branch 'hwmon-staging/hwmon-next' adds a20b076f12d1 Merge remote-tracking branch 'jc_docs/docs-next' adds b33188afa3bc Merge remote-tracking branch 'v4l-dvb/master' adds 08c07cefb304 ACPI: sysfs: copy ACPI data using io memory copying adds 4710b1d0e056 Merge branches 'acpi-x86', 'acpi-fan', 'acpi-pci' and 'acp [...] adds 5792f2a9ad64 Merge branch 'pm-qos' into linux-next adds 2d6c683bb68b Merge branches 'pm-cpuidle' and 'pm-cpufreq' into linux-next adds 5a176daacf84 Merge branches 'pm-core', 'pm-sleep', 'pm-domains' and 'po [...] adds 103f37a75be8 Merge branch 'pm-docs' into linux-next adds 90f425b95754 Merge branch 'pnp' into linux-next adds b927ddf2dd18 PNP: constify driver name adds 8d4e59ec948a rtc: cmos: remove useless cast for driver_name adds c03d064a440c Merge branch 'pnp' into linux-next adds cb3d82020dba Merge remote-tracking branch 'pm/linux-next' adds c00296dad4df Merge remote-tracking branch 'cpufreq-arm/cpufreq/arm/linux-next' adds 5ebc4064e0b3 Merge remote-tracking branch 'thermal/thermal/linux-next' adds 828e07917c8c Merge remote-tracking branch 'ieee1394/for-next' adds 7601111f1093 Merge remote-tracking branch 'swiotlb/linux-next' adds e8dc4e885c45 RDMA/cm: Fix ordering of xa_alloc_cyclic() in ib_create_cm_id() adds ca21cb7fb127 RDMA/cm: Fix checking for allowed duplicate listens adds bede86a39d9d RDMA/cm: Remove a race freeing timewait_info adds 2305d6864aa5 RDMA/cm: Make the destroy_id flow more robust adds 98f67156a80f RDMA/cm: Simplify establishing a listen cm_id adds 153a2e432e3d RDMA/cm: Read id.state under lock when doing pr_debug() adds 083bfdbfd5ee RDMA/cm: Make it clear that there is no concurrency in cm_ [...] adds c206f8bad15d RDMA/cm: Make it clearer how concurrency works in cm_req_h [...] adds d1de9a88074b RDMA/cm: Add missing locking around id.state in cm_dup_req [...] adds 00777a68ae98 RDMA/cm: Add some lockdep assertions for cm_id_priv->lock adds e029fdc06847 RDMA/cm: Allow ib_send_cm_dreq() to be done under lock adds 87cabf3e09ff RDMA/cm: Allow ib_send_cm_drep() to be done under lock adds 81ddb41f876d RDMA/cm: Allow ib_send_cm_rej() to be done under lock adds 6a8824a74bc9 RDMA/cm: Allow ib_send_cm_sidr_rep() to be done under lock adds 67b3c8dceac6 RDMA/cm: Make sure the cm_id is in the IB_CM_IDLE state in [...] adds 3cae58047c13 RDMA/bnxt_re: Use ib_device_try_get() adds 8a6c61704746 RDMA/bnxt_re: Fix lifetimes in bnxt_re_task adds 4e88cef11d19 RDMA/bnxt_re: Remove unnecessary sched count adds 6c6e39212b18 RDMA/hns: Rename wqe buffer related functions adds 00a59d30f3f9 RDMA/hns: Optimize wqe buffer filling process for post send adds e363f7de4e60 RDMA/hns: Optimize the wr opcode conversion from ib to hns adds 1133401412a9 RDMA/hns: Optimize base address table config flow for qp buffer adds d6a3627e311c RDMA/hns: Optimize wqe buffer set flow for post send adds 4b34e23f4eaa i40iw: Report correct firmware version adds 026ded373483 RDMA/hns: Check if depth of qp is 0 before configure adds 648613a4c208 Merge remote-tracking branch 'rdma/for-next' adds be0d935ebfe5 tcp: fix stretch ACK bugs in BIC adds 5415e3c37a65 tcp: fix stretch ACK bugs in Scalable adds d861b5c7534e tcp: stretch ACK fixes in Veno prep adds ca04f5d4bb79 tcp: fix stretch ACK bugs in Veno adds fa4cb9eba3c7 tcp: fix stretch ACK bugs in Yeah adds 01a6a62edce2 Merge branch 'tcp-fix-stretch-ACK-bugs-in-congestion-contr [...] adds eff87b4f1ef4 net: sfc: reject unsupported coalescing params adds cbb78cb05f8d net: socionext: reject unsupported coalescing params adds a5a8758f42b0 net: dwc-xlgmac: let core reject the unsupported coalescin [...] adds 126b34ff9f5b net: tehuti: reject unsupported coalescing params adds 3b6e1a4edf6a net: cpsw: reject unsupported coalescing params adds 1a9d729c4502 net: davinci_emac: reject unsupported coalescing params adds e62780e600a9 net: ll_temac: let core reject the unsupported coalescing [...] adds 329bab6ea945 net: axienet: let core reject the unsupported coalescing p [...] adds 9000edb71ab2 net: ethtool: require drivers to set supported_coalesce_params adds 225fc22388e5 Merge branch 'ethtool-consolidate-irq-coalescing-last-part' adds 9010f9deb000 net: phy: improve phy_driver callback handle_interrupt adds c4474fe121c9 net: phy: mscc: consider interrupt source in interrupt handler adds 362d3d88809b Merge branch 'net-phy-improve-phy_driver-callback-handle_i [...] adds 53eca1f3479f net: rename flow_action_hw_stats_types* -> flow_action_hw_stats* adds 36b4b92b8d5d nfp: allow explicitly selected delayed stats adds 24ee86511b01 Merge branch 'nfp-type' adds efe074c2cc1c net_sched: add qdisc_watchdog_schedule_range_ns() adds b88948fbc7ce net_sched: do not reprogram a timer about to expire adds 583396f4ca4d net_sched: sch_fq: enable use of hrtimer slack adds c7cba8326c1e Merge branch 'net_sched-allow-use-of-hrtimer-slack' adds ecd2d8b0fb18 ionic: stop devlink warn on mgmt device adds ad6fd4d3114a ionic: deinit rss only if selected adds ba8fb6c84455 ionic: remove adminq napi instance adds 840eef598653 ionic: print data for unknown xcvr type adds b2133d8d1a7c ionic: add decode for IONIC_RC_ENOSUPP adds 9f57db9b8504 Merge branch 'ionic-bits-and-bytes' adds 7c6dbd29a73e net: phy: xpcs: Add XLGMII support adds 8a880936e902 net: stmmac: Add XLGMII support adds 4a4ccde02f75 net: stmmac: Add support for Enterprise MAC version adds 2462a82c83a7 Documentation: networking: stmmac: Mention new XLGMAC support adds 0419c450e1bb Merge branch 'stmmac-100GB-Enterprise-MAC-support' adds 99f7c5e0960d net: bridge: vlan options: rename br_vlan_opts_eq to br_vl [...] adds 53e96632ab93 net: bridge: vlan tunnel: constify bridge and port arguments adds 188c67dd1906 net: bridge: vlan options: add support for tunnel id dumping adds 569da0822808 net: bridge: vlan options: add support for tunnel mapping set/del adds 54e1dc70dc61 Merge branch 'net-bridge-vlan-options-add-support-for-tunn [...] adds 89e3e3ddcb68 net: mdiobus: avoid BUG_ON() in mdiobus accessors adds 6cc7cf8125b3 net: mdiobus: add APIs for modifying a MDIO device register adds 74db1c18d80a net: phylink: pcs: add 802.3 clause 22 helpers adds b8679ef8bedf net: phylink: pcs: add 802.3 clause 45 helpers adds 5dd328452688 Merge branch 'net-add-phylink-support-for-PCS' adds 7f20d5fc708d mptcp: move msk state update to subflow_syn_recv_sock() adds a58741ef1e4a Merge git://git.kernel.org/pub/scm/linux/kernel/git/pablo/nf-next adds 714c91088517 s390/qeth: use memory reserves to back RX buffers adds b413ff8a18d1 s390/qeth: use memory reserves in TX slow path adds 1c103cf819da s390/qeth: remove prio-queueing support for z/VM NICs adds fcc2df8b8777 s390/qeth: allow configuration of TX queues for z/VM NICs adds 66cddf101901 s390/qeth: allow configuration of TX queues for IQD devices adds 5d8ce41c6a87 s390/qeth: balance the TX queue selection for IQD devices adds 8d145da294a9 s390/qeth: add SW timestamping support for IQD devices adds 54e73b9c0a88 s390/qeth: don't report hard-coded driver version adds 86e7a4e4afd5 s390/qeth: add phys_to_virt() translation for AOB adds 5bcd8ad97683 s390/qeth: remove gratuitous NULL checks adds cd652be52cd9 s390/qeth: use dev->reg_state adds ce7964bdc414 Merge branch 's390-qeth-next' adds 357b6cc5834e netfilter: revert introduction of egress hook adds 8d174351f285 cxgb4: rework TC filter rule insertion across regions adds ac5de9a20f10 mlxsw: spectrum_cnt: Query bank size from FW resources adds 4d21ed2e3d6a selftests: spectrum-2: Adjust tc_flower_scale limit accord [...] adds c33fbe949f9f mlxsw: spectrum_cnt: Move sub_pools under per-instance poo [...] adds b2d3e33c77cf mlxsw: spectrum_cnt: Add entry_size_res_id for each subpoo [...] adds d53cdbb889a3 mlxsw: spectrum_cnt: Expose subpool sizes over devlink resources adds ab8c4cc60420 mlxsw: spectrum_cnt: Move config validation along with res [...] adds 53d963669466 mlxsw: spectrum_cnt: Consolidate subpools initialization adds 4e145fc6eba2 mlxsw: spectrum_cnt: Expose devlink resource occupancy for [...] adds ee4848ac1a8a selftests: mlxsw: Add tc action hw_stats tests adds dd13f4dfc02d Merge branch 'mlxsw-spectrum_cnt-Expose-counter-resources' adds 2c4b58dc75dd net: sched: Fix hw_stats_type setting in pedit loop adds 2cecb5022bf0 Merge remote-tracking branch 'net-next/master' adds 49ed28a91c79 Merge remote-tracking branch 'bpf-next/master' adds a0d6b4b6f626 Merge remote-tracking branch 'ipsec-next/master' adds abe8adcbb691 Merge remote-tracking branch 'mlx5-next/mlx5-next' adds 44e8f8efd926 mt76: mt76u: loop over all possible rx queues in mt76u_rx_tasklet adds 2da7cc7dce6f mt76: mt76u: fix a possible memory leak in mt76u_init adds b2c4d95cb482 mt76: mt76u: rely only on data buffer for usb control messagges adds 1a7d3f47931f mt76: mt7615: fix antenna mask initialization in DBDC mode adds 633348f2ca7e mt76: mt7603: add upper limit for dynamic sensitivity mini [...] adds e9415009afb9 mt76: mt7603: make dynamic sensitivity adjustment configur [...] adds c984457b661a mt76: mt7615: fix monitor injection of beacon frames adds e58f6e0625c5 mt76: mt76x02: reset MCU timeout counter earlier in watchd [...] adds 5ddffa1b6284 mt76: mt7615: remove a stray if statement adds 373954ef27a5 mt76: remove variable 'val' set but not used adds 63f09b6b98e5 mt76: mt7615: introduce mt7615_mcu_fill_msg adds 044a43256a35 mt76: mt7615: introduce mt7615_mcu_wait_response adds 0b3117e458cb mt76: mt7615: cleanup fw queue just for mmio devices adds 2ee920c29324 mt76: mt7615: introduce mt7615_init_device routine adds 3b64e41b13af mt76: always init to 0 mcu messages adds f4d45fe29ed4 mt76: mt7615: introduce mt7615_mcu_send_message routine adds 6f4d7cc88c71 mt76: mt7615: add mt7615_mcu_ops data structure adds 99c457d902cf mt76: mt7615: move mt7615_mcu_set_bmc to mt7615_mcu_ops adds b4985ff18c82 mt76: mt7615: move mt7615_mcu_set_sta in mt7615_mcu_ops adds 936fca1f08ba mt76: mt7615: rely on skb API for mt7615_mcu_set_eeprom adds adb2ed0e451b mt76: mt7615: rework mt7615_mcu_set_bss_info using skb APIs adds 062c3699b9fd mt76: mt7615: move more mcu commands in mt7615_mcu_ops dat [...] adds 3b862bad349a mt76: mt7615: introduce MCU_FW_PREFIX for fw mcu commands adds 94f83b66cd55 mt76: mt7615: introduce mt7615_register_map adds f82282efc06c mt76: mt7615: add mt7663e support to mt7615_reg_map adds 9e6372c8217e mt76: mt7615: add mt7663e support to mt7615_{driver,firmware}_own adds c321a3d7e358 mt76: mt7615: add mt7663e support to mt7615_mcu_set_eeprom adds b3d95f096891 mt76: mt7615: introduce mt7615_eeprom_parse_hw_band_cap routine adds 5784e91a5a58 mt76: mt7615: introduce mt7615_init_mac_chain routine adds 323d7daad363 mt76: mt7615: introduce uni cmd command types adds af44ce4f474f mt76: mt7615: introduce set_bmc and st_sta for uni commands adds 138860679b2a mt76: mt7615: add more uni mcu commands adds c686a35c0eb1 mt76: mt7615: introduce set_ba uni command adds 8327cd8282b2 mt76: mt7615: get rid of sta_rec_wtbl data structure adds f40ac0f3d3c0 mt76: mt7615: introduce mt7663e support adds 48346a955716 Merge tag 'mt76-for-kvalo-2020-03-17' of https://github.co [...] adds 56ba371a5288 iwlwifi: move the remaining 0x2526 configs to the new table adds 67eb556da609 iwlwifi: combine 9260 cfgs that only change names adds d6f2134a3831 iwlwifi: add mac/rf types and 160MHz to the device tables adds 95939551e28c iwlwifi: add GNSS differentiation to the device tables adds f673a193d56e iwlwifi: add Pu/PnJ/Th device values to differentiate them adds b200dba702ee iwlwifi: map 9461 and 9462 using RF type and RF ID adds fe25b1518f72 iwlwifi: move TH1 devices to the new table adds 55cf5fb9ff22 iwlwifi: convert the 9260-1x1 device to use the new parameters adds f19b0f76e9ad iwlwifi: remove 9260 devices with 0x1010 and 0x1210 subsytem IDs adds c8685937d07f iwlwifi: move pu devices to new table adds 2edf602d40a6 iwlwifi: move shared clock entries to new table adds a363e77d9f02 iwlwifi: remove trans entries from COMMON 9260 macro adds 5e003982b07a iwlwifi: move AX200 devices to the new table adds 4bbf92b7a190 Merge tag 'iwlwifi-next-for-kalle-2020-03-17' of git://git [...] adds 5e46d0cf8264 Merge remote-tracking branch 'wireless-drivers-next/master' adds ba7c1b47c11b Bluetooth: Do not cancel advertising when starting a scan adds f125d58a485e Merge remote-tracking branch 'bluetooth/master' adds 7d1a5a8a53d6 Merge remote-tracking branch 'mac80211-next/master' adds efe2e88ec8de Merge remote-tracking branch 'gfs2/for-next' adds 0da817bf0c04 Merge remote-tracking branch 'mtd/mtd/next' adds c3810abc94de Merge remote-tracking branch 'nand/nand/next' adds 99dcfefbbe32 Merge remote-tracking branch 'spi-nor/spi-nor/next' adds 0946c9535396 Merge remote-tracking branch 'crypto/master' adds 4502ecf412ce Merge remote-tracking branch 'drm/drm-next' adds 2c19df0cac5f Merge remote-tracking branch 'amdgpu/drm-next' adds 0a7ada196675 drm/i915: Enable non-contiguous pipe fusing adds b4ab7aa848ac drm/i915/color: Extract icl_read_luts() adds 97ed48b5c8b1 drm/i915/fbc: convert to drm_device based logging macros. adds ac467612f403 drm/i915/fbdev: convert to drm_device based logging. adds 260fcfc0e9b0 drm/i915/hdcp: convert to struct drm_device based logging. adds 639e0db2d70f drm/i915/dp: Add dpcd link_rate quirk for Apple 15" MBP 2017 (v3) adds d9e18fe2f779 Merge remote-tracking branch 'drm-intel/for-linux-next' adds 46ea183da8c7 Merge remote-tracking branch 'drm-tegra/drm/tegra/for-next' adds f08761ed7e8c Merge remote-tracking branch 'mali-dp/for-upstream/mali-dp' adds 72e495890b90 Merge remote-tracking branch 'imx-drm/imx-drm/next' adds c8045d39d354 Merge remote-tracking branch 'etnaviv/etnaviv/next' adds f8a876c66121 Merge remote-tracking branch 'regmap/for-next' adds 4420115652ef Merge remote-tracking branch 'sound/for-next' adds 8ec52a654dc5 Merge branch 'asoc-5.6' into asoc-linus adds 243de01deb54 ASoC: rt5682: remove noisy debug messages adds 16252a8f3af7 ASoC: codecs: wsa881x: remove soundwire stream handling adds 1b93a8843147 ASoC: qcom: sdm845: handle soundwire stream adds 8d34d0913974 Merge series "ASoC: sdm845: fix soundwire stream handling" [...] adds 794df9448edb ASoC: stm32: spdifrx: manage rebind issue adds caff4ce8cc58 ASoC: stm32: i2s: manage rebind issue adds b4a567533446 Merge series "ASoC: stm32: manage rebind issue" from Olivi [...] adds b086451a49c7 Merge branch 'asoc-5.7' into asoc-next adds 370d8b3b9407 Merge remote-tracking branch 'sound-asoc/for-next' adds fb2b2fb931c9 Merge remote-tracking branch 'modules/modules-next' adds 8f9fa1b85d4a Merge remote-tracking branch 'input/next' adds d981cb5b9fa0 block: fix a device invalidation regression adds de6a78b601c5 block: Prevent hung_check firing during long sync IO adds 3dc15a8d5722 Merge branch 'for-5.7/block' into for-next adds e598a72faeb5 block/genhd: Notify udev about capacity change adds 662155e2898d virtio_blk.c: Convert to use set_capacity_revalidate_and_notify adds 3cbc28bb902b xen-blkfront.c: Convert to use set_capacity_revalidate_and_notify adds cb224c3af4df nvme: Convert to use set_capacity_revalidate_and_notify adds 78317c5d58e6 scsi: Convert to use set_capacity_revalidate_and_notify adds 1657042abe4e Merge branch 'for-5.7/block' into for-next adds 4c36a6e03fca Merge remote-tracking branch 'block/for-next' adds 75d3bbd23d63 Merge remote-tracking branch 'pcmcia/pcmcia-next' adds f762690c723e Merge branch 'fixes' into next adds 82f511e43134 Merge remote-tracking branch 'mmc/next' adds d9dc970c8f1b Merge remote-tracking branch 'mfd/for-mfd-next' adds 9b41e531e064 Merge remote-tracking branch 'battery/for-next' adds d4eac2fc150b Merge branch 'regulator-5.6' into regulator-linus adds bd3ebed9304a regulator: driver.h: fix regulator_map_* function names adds c013e39f4fbb Merge branch 'regulator-5.7' into regulator-next adds 73c1251b18a5 Merge remote-tracking branch 'regulator/for-next' adds f4aadf0033b3 Merge remote-tracking branch 'security/next-testing' adds 031609fa5820 Merge remote-tracking branch 'apparmor/apparmor-next' adds d801d2416e0b Merge remote-tracking branch 'integrity/next-integrity' adds 82c4a2aacec0 Merge remote-tracking branch 'keys/keys-next' adds 906921aa2f1a Merge remote-tracking branch 'selinux/next' adds b6b5a0218879 Merge remote-tracking branch 'smack/for-next' adds c6dc5b6368f7 Merge remote-tracking branch 'tpmdd/next' adds 000de5417107 watchdog: qcom-wdt: disable pretimeout on timer platform adds b1413e6edc5a watchdog: pm8916_wdt: Add system sleep callbacks adds cc9cc794c329 watchdog: qcom: Use irq flags from firmware adds 15a2638ab46d watchdog: imx_sc_wdt: Remove unused includes adds dca96e0117a0 watchdog: imx7ulp: Remove unused include of init.h adds 3f9d51333129 watchdog: wm831x_wdt: Remove GPIO handling adds 9232c80659e9 watchdog: Add stop_on_reboot parameter to control reboot policy adds 436867b6469a watchdog: imx2_wdt: Drop .remove callback adds 982bb70517ae watchdog: reset last_hw_keepalive time at start adds f667421324ed watchdog: npcm: remove whitespaces adds fa5d43dbeea8 Merge remote-tracking branch 'watchdog/master' adds d50b1de3ef85 Merge remote-tracking branch 'iommu/next' adds ab6c33ce5f42 Merge remote-tracking branch 'audit/next' adds 65b7ecbe4c5f Merge remote-tracking branch 'devicetree/for-next' adds 85dadb718cc2 spi: mxs: Drop GPIO includes adds 4fcc7c2292de spi: spi-fsl-dspi: Don't access reserved fields in SPI_MCR adds 671ffde1752f spi: spi-fsl-dspi: Fix little endian access to PUSHR CMD a [...] adds a957499bd437 spi: spi-fsl-dspi: Fix bits-per-word acceleration in DMA mode adds c6c1e30a789b spi: spi-fsl-dspi: Avoid reading more data than written in [...] adds 0dedf9010780 spi: spi-fsl-dspi: Protect against races on dspi->words_in_flight adds 4f5ee75ea171 spi: spi-fsl-dspi: Replace interruptible wait queue with a [...] adds 3d6224e63be3 spi: spi-fsl-dspi: Avoid NULL pointer in dspi_slave_abort [...] adds 826b3a6a3461 spi: spi-fsl-dspi: Fix interrupt-less DMA mode taking an X [...] adds 5b342c5ab7cd spi: spi-fsl-dspi: Move invariant configs out of dspi_tran [...] adds 138f56ef914b spi: spi-fsl-dspi: Add support for LS1028A adds 4b95224f45d2 Merge branch 'spi-5.7' into spi-next adds ea59d1ceb708 Merge remote-tracking branch 'spi/for-next' adds b8fa2427258a Merge branch 'linus' adds b1d8733704e0 Merge branch 'irq/urgent' adds 370a05e94a2e Merge branch 'linus' adds 6db73f17c5f1 x86: Don't let pgprot_modify() change the page encryption bit adds 17c4a2ae15a7 dma-mapping: Fix dma_pgprot() for unencrypted coherent pages adds aa61ee7b9ee3 x86/mm: Remove the now redundant N_MEMORY check adds 74bc463bca0b Merge branch 'x86/mm' adds e2ac07c06058 x86/purgatory: Disable various profiling and sanitizing options adds e4160b2e4b02 x86/purgatory: Fail the build if purgatory.ro has missing symbols adds 36f2faf8d0a1 Merge branch 'x86/kdump' adds 19d33357ecdf x86/amd_nb, char/amd64-agp: Use amd_nb_num() accessor adds d5a7feaf7647 Merge branch 'x86/cpu' adds 4dcc3df82573 perf/amd/uncore: Prepare L3 thread mask code for Family 19h adds 9689dbbeaea8 perf/amd/uncore: Make L3 thread mask code more readable adds e48667b86548 perf/amd/uncore: Add support for Family 19h L3 PMU adds b9eea797a6d8 Merge branch 'perf/core' adds 4db408b5e8ad Merge remote-tracking branch 'tip/auto-latest' adds 9e6e458ae652 Merge remote-tracking branch 'clockevents/timers/drivers/next' adds 005aa7667e4f Merge remote-tracking branch 'edac/edac-for-next' adds f38a4d67bdd4 Merge remote-tracking branch 'irqchip/irq/irqchip-next' adds e27b3875fca3 Merge remote-tracking branch 'ftrace/for-next' adds 7775f03092a1 rcu-tasks: Use context-switch hook for PREEMPT=y kernels adds 76449ef194c4 rcuperf: Add ability to increase object allocation size adds 6531c79b6b45 rcu/tree: Add a shrinker to prevent OOM due to kfree_rcu() [...] adds c26e4643d4a3 rcu/tree: Count number of batched kfree_rcu() locklessly adds a840abc90ad1 sched/core: Add function to sample state of locked-down task adds 39e6b9ebcf8b rcu: Add per-task state to RCU CPU stall warnings adds 7e9b430e6c7e rcutorture: Add flag to produce non-busy-wait task stalls adds ebaa3ba0b7e5 rcu-tasks: Move Tasks RCU to its own file adds 6bd81546e0fb rcu-tasks: Create struct to hold state information adds a0a9c1e85385 rcu: Reinstate synchronize_rcu_mult() adds a2055d17aa08 rcutorture: Add a test for synchronize_rcu_mult() adds 3fc540adf93f rcu-tasks: Refactor RCU-tasks to allow variants to be added adds be32f89cd89d rcu-tasks: Add an RCU-tasks rude variant adds 14ce86e34577 rcutorture: Add torture tests for RCU Tasks Rude adds 2ff80b4f3a36 rcu-tasks: Use unique names for RCU-Tasks kthreads and messages adds 0cd1a5688c27 rcu-tasks: Further refactor RCU-tasks to allow adding more [...] adds ba0c8f158269 rcu-tasks: Code movement to allow more Tasks RCU variants adds 35e10798667a rcu-tasks: Add an RCU Tasks Trace to simplify protection o [...] adds fd3e855129bd rcutorture: Add torture tests for RCU Tasks Trace adds c0cb026358f5 rcu-tasks: Add stall warnings for RCU Tasks Trace adds b062c7d2cac5 rcu-tasks: Move #ifdef into tasks.h adds c6ef38e4d595 rcu-tasks: Add RCU tasks to rcutorture writer stall output adds a9fc13126d09 rcu-tasks: Make rcutorture writer stall output include GP state adds 19dd521ede41 rcu-tasks: Make RCU Tasks Trace make use of RCU scheduler hooks adds f4843414fa9e rcu-tasks: Add a grace-period start time for throttling and debug adds fc1a4b27637d rcu-tasks: Provide boot parameter to delay IPIs until late [...] adds 5dba8c0aae80 rcu-tasks: Split ->trc_reader_need_end adds fafdc445db3c rcu-tasks: Add grace-period and IPI counts to statistics adds 91dfeee0e54d Merge remote-tracking branch 'rcu/rcu/next' adds 98d6a8f4fa04 Merge remote-tracking branch 'kvm/linux-next' adds c952536eade9 Merge remote-tracking branch 'kvm-arm/next' adds e8de3c82f23b Merge remote-tracking branch 'kvms390/next' adds b4561674d2c9 Merge remote-tracking branch 'xen-tip/linux-next' adds 5d2c2f873ef4 Merge remote-tracking branch 'percpu/for-next' adds 5e3fd6cb45f0 Merge remote-tracking branch 'workqueues/for-next' adds 173cf6051e7a Merge remote-tracking branch 'drivers-x86/for-next' adds 700bd420283a Merge remote-tracking branch 'chrome-platform/for-next' adds efc606c119fd Merge remote-tracking branch 'leds/for-next' adds e32524727591 Merge remote-tracking branch 'ipmi/for-next' adds 1f0f38da1ab4 Merge remote-tracking branch 'driver-core/driver-core-next' adds c87c27318c49 usb: musb: remove redundant assignment to variable ret adds 2f6a0e65046b dt-bindings: usb: Convert jz4740-musb doc to YAML adds 57aadb46bd63 usb: musb: jz4740: Add support for DMA adds 5004eaa28eff usb: musb: jz4740: Register USB role switch adds c12aa5bec67c usb: musb: jz4740: Unconditionally depend on devicetree adds e72838d47dc1 usb: musb: jz4740: Add support for the JZ4770 adds 52974d94a206 usb: musb: fix crash with highmen PIO and usbmon adds 1e1769daeeed usb: musb: tusb6010: fix a possible missing data type replacement adds 2274048c3f61 USB: atm: Use the correct style for SPDX License Identifier adds ca9e742b5c27 USB: c67x00: Use the correct style for SPDX License Identifier adds 078e42886792 Merge remote-tracking branch 'usb/usb-next' adds 33a6b48a5748 USB: serial: f81232: add control driver for F81534A adds 69c620bcea39 Merge remote-tracking branch 'usb-serial/usb-next' adds 379bbab65f19 Merge remote-tracking branch 'phy-next/next' adds 72cc06be190a serial: sprd: check console via stdout-path in addition adds f1b49d5a0713 serial: sprd: remove __init from sprd_console_setup adds efc176929a35 serial: sprd: Fix a dereference warning adds 7e13d0a6b189 Revert "tty: serial: samsung_tty: build it for any platform" adds 5f3a48132412 Merge branch 'for-5.7-console-exit' of git://git.kernel.or [...] adds a3cb39d258ef serial: core: Allow detach and attach serial device for console adds bedb404e91bb serial: 8250_port: Don't use power management for kernel console adds 089b6d365491 serial: 8250_port: Disable DMA operations for kernel console adds 0430f7006c60 Merge remote-tracking branch 'tty/tty-next' adds 1e180dc92732 Merge remote-tracking branch 'char-misc/char-misc-next' adds acfa505ca1c3 extcon: Mark extcon_get_edev_name() function as exported symbol adds 27059b6ab911 Merge remote-tracking branch 'extcon/extcon-next' adds e31590d355dd Merge remote-tracking branch 'soundwire/next' adds d8dd36459dd5 staging: vt6656: Use BIT_ULL() macro instead of bit shift [...] adds 45621fc9ddc9 staging: comedi: ni_tio: Reformat function call arguments adds df42b8f49340 staging: comedi: rtd520: Resolve multiline dereference adds 073e0be325ae staging: comedi: s626: Reformat function arguments adds f80ac69d32f1 staging: comedi: ni_mio_common: Code reformat and re-indentation adds 6f0c6989d7fa staging: comedi: ni_atmio16d: remove commented code blocks adds b01e01351c4e staging: comedi: dt3000: Reformat multiple line dereference adds af68516eb921 Staging: rtl8723bs: rtw_mlme: Remove unnecessary conditions adds 9a27592d160d Staging: rtl8723bs: sdio_halinit: Remove unnecessary conditions adds 1293b4aa0e3e staging: fbtft: Reformat line over 80 characters adds b32d2fb2bee1 staging: fbtft: Reformat long macro definitions adds f19234ca8b0a staging: fbtft: simplify array index computation adds f54df47919f1 staging: fbtft: Avoid potential precedence issues adds 2587768a511a staging: greybus: i2c: remove unused pointers adds 14ecf42b12bd staging: rtl8192u: Replaces symbolic permissions with octa [...] adds b85791ce080b staging: rtl8192u: Using function name as string adds a6b65a452580 staging: rtl8192u: Corrects 'Avoid CamelCase' for variables adds ef3580d76dc7 staging: bcm2835-camera: Drop unused ignore_errors flag adds 965e799e5391 staging: bcm2835-camera: Use designators to init V4L2 controls adds b27e35f91c75 staging: mt7621-pci: use gpios for properly reset adds 475fe234bdfd staging: mt7621-pci: change value for 'PERST_DELAY_MS' adds f2bf08220460 staging: mt7621-dts: make use of 'reset-gpios' property for pci adds 2a1cd3a8b723 staging: mt7621-pci: bindings: update doc accordly to last [...] adds adfeee9b871a staging: mt7621-pci: release gpios after pci initialization adds c0da4872c4ba staging: mt7621-pci: delete no more needed 'mt7621_reset_port' adds 76498b49f5be staging: wfx: remove unneeded spaces adds d9e709d017f4 Staging: wilc1000: cfg80211: Use kmemdup instead of kmallo [...] adds 7c280df8fae3 staging: wilc1000: rearrange line exceeding 80 characters adds 8eb6b39c0ff3 staging: qlge: qlge_dbg: remove unneeded spaces adds 251c833ca4ad staging: qlge: qlge_main: remove unused code adds cedce08c5f1a staging: qlge: qlge_main.c: remove an unneeded variable adds d66186b17990 staging: qlge: qlge_mpi.c: remove an unneeded variable adds 69fe462f249b staging: qlge: qlge_dbg.c: remove an unneeded variable adds a825aa56de88 staging: qlge: qlge_ethtool.c: remove an unneeded variable adds 963399b2c23b staging: mt7621-pci-phy: add 'mt7621_phy_rmw' to simplify code adds f23519843b01 staging: speakup: main: switch multiple assignment for one [...] adds 928b2dc0c899 staging: wlan-ng: Fix line going over 80 characters adds 081188ecad95 staging: media: imgu: Remove extra type detail adds e3d21cbfa978 staging: media: allegro: align with parenthesis adds fde287627302 staging: media: imx: remove temporary variable adds c4546a359a49 staging: media: imx: remove parentheses adds ba839b32d6f7 staging: media: hantro: remove parentheses adds eac7ac5c736f staging: rtl8192u: r8192U_wx: use netdev_warn() instead of [...] adds 09dd629eeabb staging: mt7621-pci: fix io space and properly set resourc [...] adds a8cf1723c4b7 dt-bindings: iio: adc: stm32-adc: convert bindings to json-schema adds 357528156207 iio: accel: st_accel: Use st_sensors_dev_name_probe() adds 5de6570b8abb iio: imu: st_lsm6dsx: Fix mismatched comments adds a2ff6e0347a9 iio: light: Add DT bindings for GP2AP002 adds 97d642e23037 iio: light: Add a driver for Sharp GP2AP002x00F adds ebf7a1126717 iio: ad5755: fix spelling mistake "to" -> "too" and gramma [...] adds cef2760954cf iio: adc: ad7124: add 3db filter adds 9960c70949d4 iio: st_sensors: handle memory allocation failure to fix n [...] adds 66053d5d1b74 dt-bindings: devantech-srf04.yaml: add pm feature adds 2251157b335b iio: srf04: add power management feature adds b7dec2cb19f3 dt-bindings: iio: ltc2632: expand for ltc2636 support adds f243d0f0bd16 iio: dac: ltc2632: drop some duplicated data adds 9f15a4a0adc9 iio: dac: ltc2632: add support for LTC2636 family adds 55f82c00b2f3 iio: dac: ltc2632: remove some unused defines adds 4a818643e988 iio: vcnl4000: Use a single return when getting IIO_CHAN_INFO_RAW adds 5e00708df381 iio: vcnl4000: Enable runtime pm for vcnl4200/4040 adds 816abe42b8bd dt-binding: iio: add NPCM ADC reset support adds db6bcb8c2588 iio: adc: modify NPCM reset support adds 4235cc30c906 iio: imu: inv_mpu6050: cleanup of/acpi support adds 23db8d695931 iio: imu: inv_mpu6050: add support of ICM20609 & ICM20689 adds d31f74e60804 iio: imu: inv_mpu6050: add support of IAM20680 adds 8abce87d3991 iio: imu: inv_mpu6050: add support of ICM20690 adds 9fc89f796513 iio: imu: inv_mpu6050: update LPF bandwidth settings adds b9cd7be04b0e dt-bindings: add description for new supported chips adds c5b8425514da counter: stm32-timer-cnt: add power management support adds 15e8573d3b3f counter: stm32-timer-cnt: remove iio headers adds b8528224741b iio: core: Handle 'dB' suffix in core adds 0cc97f2e46e0 iio: amplifiers: ad8366: Add write_raw_get_fmt function adds a76838dfc7b7 iio: amplifiers: hmc425a: Add support for HMC425A attenuator adds 8aba25394cbf dt-bindings: iio: amplifiers: Add docs for HMC425A Step At [...] adds 16256a73744d MAINTAINERS: add entry for hmc425a driver. adds f20dbe11e2e9 iio: imu: st_lsm6dsx: check return value from st_lsm6dsx_s [...] adds 97928677fe35 iio: imu: adis16480: initialize adis_data statically adds 99460853a894 iio: imu: adis16400: initialize adis_data statically adds e914cfdf12ab iio: gyro: adis16136: initialize adis_data statically adds 3f17ada8f38c iio: imu: adis: add unlocked __adis_initial_startup() adds fdcf6bbb4ed3 iio: imu: adis: Add self_test_reg variable adds ecb010d44108 iio: imu: adis: Refactor adis_initial_startup adds 1fd456702692 iio: imu: adis: add support product ID check in adis_initi [...] adds 366a543421cf iio: adis16480: Make use of __adis_initial_startup adds 62504d1b44ec iio: adis16460: Make use of __adis_initial_startup adds 1d8690fe61c9 iio: adc: ad7124: Add direct reg access adds ab0afa65bbc7 staging: iio: adc: ad7192: fail probe on get_voltage adds 893ac1a02b19 staging: iio: adc: ad7192: modify iio_chan_spec array adds 66614ab2be38 staging: iio: adc: ad7192: removed spi_device_id adds 7e4d75935ddb Documentation: ABI: testing: ad7192: update sysfs docs adds b581f748cce0 staging: iio: adc: ad7192: move out of staging adds 4af495dad54f dt-bindings: iio: light: add support for Dyna-Image AL3320A adds 2295338b4a3e dt-bindings: iio: light: add support for Dyna-Image AL3010 adds 58d22a911d91 iio: light: al3320a slightly improve code formatting adds c36b5195ab70 iio: light: add Dyna-Image AL3010 driver adds c39a05e35263 iio: light: al3320a implement suspend support adds 3a271275fa74 iio: light: al3320a implement devm_add_action_or_reset adds 9c088c020d81 iio: light: al3320a allow module autoload and polish adds 3192ade7b6f6 iio: trigger: stm32-timer: enable clock when in master mode adds e3d2d8ece5f0 dt-bindings: iio: adc: max1363 etc i2c ADC binding conversion adds ddfd781dc4d8 iio: imu: inv_mpu6050: enable i2c aux mux bypass only once adds 14c046ed1711 iio: imu: inv_mpu6050: delete useless check adds a3aaf7770a88 iio: imu: inv_mpu6050: set power on/off only once during all init adds 3c1024aa99c3 iio: imu: inv_mpu6050: simplify polling magnetometer adds 5621a63a017f iio: imu: inv_mpu6050: early init of chip_config for use at setup adds c1bfe9c81812 iio: imu: inv_mpu6050: add all signal path resets at init adds 398da9942359 iio: imu: inv_mpu6050: reduce sleep time when turning regu [...] adds 92e7407ab1bc iio: imu: inv_mpu6050: rewrite power and engine management adds ffc9648a52c4 iio: imu: inv_mpu6050: fix data polling interface adds 4c1e0147015c iio: imu: inv_mpu6050: factorize fifo enable/disable adds 5e95ca3637d6 iio: imu: inv_mpu6050: dynamic sampling rate change adds 4599cac84614 iio: imu: inv_mpu6050: use runtime pm with autosuspend adds 74a40e19f9db iio: imu: inv_mpu6050: temperature only work with accel/gyro adds d4578dc05103 iio: chemical: atlas-sensor: allow probe without interrupt line adds a751b8e48018 iio: chemical: atlas-sensor: add DO-SM module support adds 189d4dab640b dt-bindings: iio: chemical: consolidate atlas-sensor docs adds 317d4bcca769 dt-bindings: iio: adc: ad7923: Add binding documentation f [...] adds 070bd30a518a iio: light: Simplify the current to lux LUT adds cbbb819837f6 iio: dac: ad5770r: Add AD5770R support adds ea52c21268e6 dt-bindings: iio: dac: Add docs for AD5770R DAC adds 328b50e9a0ad iio: si1133: read 24-bit signed integer for measurement adds cc74a38d85fe iio: amplifiers: ad8366: add support for HMC1119 Attenuator adds f5572bd7edea staging: iio: update TODO adds ba1b4c8e8092 iio: adc: exynos: Silence warning about regulators during [...] adds e89602c32e19 iio: adc: ad9292: Use new structure for SPI transfer delays adds 5f0ea0f5a63c iio: adc: max1118: Use new structure for SPI transfer delays adds eccd071836b3 iio: adc: mcp320x: Use new structure for SPI transfer delays adds ccea1f5acff9 iio: adc: ti-tlc4541: Use new structure for SPI transfer delays adds 61e618be6a0e iio: imu: adis_buffer: Use new structure for SPI transfer delays adds 3543b1998dd3 iio: imu: adis: add doc-string for 'adis' struct adds 2dd86ba82133 iio: imu: adis: update 'adis_data' struct doc-string adds 2303248b291f iio: imu: adis: add a note better explaining state_lock adds 2ddc982a6c17 iio: industrialio-core: Fix debugfs read adds 95c72b78c336 iio: pressure: icp10100: add driver for InvenSense ICP-101xx adds de65d0556343 counter: 104-quad-8: Support Filter Clock Prescaler adds 954ab5cc5f3e counter: 104-quad-8: Support Differential Encoder Cable Status adds 5da06e6cd94d iio: add a TODO adds e23aaafcdb39 iio: trigger: stm32-timer: rename enabled flag adds 736e19e684b3 iio: trigger: stm32-timer: add power management support adds d7cf5f60474c iio: potentiostat: lmp9100: fix iio_triggered_buffer_{pred [...] adds a305b0c9edd2 iio: light: gp2ap020a00f: fix iio_triggered_buffer_{predis [...] adds fe297f8f048a iio: dac: Kconfig: sort symbols alphabetically adds 281d90e24f13 Merge tag 'iio-5.7a' of git://git.kernel.org/pub/scm/linux [...] adds 7906dfb9698a Merge remote-tracking branch 'staging/staging-next' adds 33bf116b7fbe Merge remote-tracking branch 'mux/for-next' adds a4dfc3e65189 Merge remote-tracking branch 'icc/icc-next' adds 07a54dd5c66b Merge remote-tracking branch 'slave-dma/next' adds efc07264a062 Merge remote-tracking branch 'cgroup/for-next' adds c8482389ae6a Merge remote-tracking branch 'scsi/for-next' adds 561d354a07f1 Merge remote-tracking branch 'scsi-mkp/for-next' adds 22552365e828 Merge remote-tracking branch 'vhost/linux-next' adds 9c457dda230f Merge remote-tracking branch 'rpmsg/for-next' adds f40b5abf52ae Merge remote-tracking branch 'gpio/for-next' adds bf986fa18d9f Merge remote-tracking branch 'gpio-brgl/gpio/for-next' adds 713ed67ad57a Merge remote-tracking branch 'pinctrl/for-next' adds d3eda3e1531d Merge remote-tracking branch 'userns/for-next' adds ab9a7e27044b random: avoid warnings for !CONFIG_NUMA builds adds 1ef588454efa Merge remote-tracking branch 'random/dev' adds eda6e69be695 Merge remote-tracking branch 'kselftest/next' adds 3993412da7b0 Merge remote-tracking branch 'livepatching/for-next' adds 48019d17aaf7 Merge remote-tracking branch 'coresight/next' adds 9bb37ef7173a Merge remote-tracking branch 'rtc/rtc-next' adds 1d0827b75ee7 mm/memremap_pages: Kill unused __devm_memremap_pages() adds 9ffc1d19fc4a mm/memremap_pages: Introduce memremap_compat_align() adds b2ba7e91fa81 libnvdimm/pfn: Prevent raw mode fallback if pfn-infoblock valid adds 6acd7d5ef264 libnvdimm/namespace: Enforce memremap_compat_align() adds a0e374525def libnvdimm/region: Introduce NDD_LABELING adds 2522afb86a8c libnvdimm/region: Introduce an 'align' attribute adds 6ab3463a5fcd Merge branch 'for-5.6/libnvdimm-space-align' into libnvdim [...] adds cebb34a136d1 Merge remote-tracking branch 'nvdimm/libnvdimm-for-next' adds e8198c65fe92 Merge remote-tracking branch 'at24/at24/for-next' adds 019400a3b2e4 Merge remote-tracking branch 'ntb/ntb-next' adds b32855ca1b0c Merge remote-tracking branch 'fsi/next' adds 99fc5a444b94 Merge remote-tracking branch 'slimbus/for-next' adds c02a4b6f1402 nvmem: sprd: Fix the block lock operation adds 3ebedce6dd8c nvmem: sprd: Optimize the block lock operation adds ffa8d5119e23 nvmem: sprd: Determine double data programming from device data adds 990df6402752 nvmem: mxs-ocotp: Use devm_add_action_or_reset() for cleanup adds 29ef5f00d1b4 nvmem: Add support for write-only instances adds f814346a399a Merge remote-tracking branch 'nvmem/for-next' adds 38addd314879 Merge remote-tracking branch 'xarray/xarray' adds d59bb22d8c7e Merge remote-tracking branch 'hyperv/hyperv-next' adds d281ee094a7a Merge remote-tracking branch 'kgdb/kgdb/for-next' adds 26ad2ec10e0f Merge remote-tracking branch 'devfreq/devfreq-next' adds ede58c05bec9 mm: merge hmm_vma_do_fault into into hmm_vma_walk_hole_ adds 07a91dedfd48 Merge remote-tracking branch 'hmm/hmm' adds 0aa2592ce7e5 Merge remote-tracking branch 'fpga/for-next' adds 3849e4d9c682 Merge remote-tracking branch 'cel/cel-next' adds f6fcd145229e Merge remote-tracking branch 'cfi/cfi/next' adds 5ff8191caf24 Merge remote-tracking branch 'trivial/for-next' adds 88c6f35040af Revert "ACPI: sysfs: copy ACPI data using io memory copying" adds 566f40ddc895 Merge branch 'akpm-current/current' adds a6c7ee41a3a0 drivers/dma/tegra20-apb-dma.c: fix platform_get_irq.cocci [...] adds 6d9c721beff7 mm/frontswap: mark various intentional data races adds 6b9b571d342d mm/page_io: mark various intentional data races adds aef0f4c1c7ff mm-page_io-mark-various-intentional-data-races-v2 adds 4aa63e8e7a16 mm/swap_state: mark various intentional data races adds a1d7539584d4 mm/filemap.c: fix a data race in filemap_fault() adds 33891a343d6a mm/swapfile: fix and annotate various data races adds 21fa9d279534 mm-swapfile-fix-and-annotate-various-data-races-v2 adds 6033e2ead2e3 mm/page_counter: fix various data races at memsw adds 59a47c66393d mm/memcontrol: fix a data race in scan count adds 4e32ab38a284 mm/list_lru: fix a data race in list_lru_count_one adds 8ffdedcee054 mm/mempool: fix a data race in mempool_free() adds 46b4b59f1195 mm/util.c: annotate an data race at vm_committed_as adds a6d5958ee5c4 mm/rmap: annotate a data race at tlb_flush_batched adds 3276b963afd8 mm: annotate a data race in page_zonenum() adds 39f0f4dcd02f mm/swap.c: annotate data races for lru_rotate_pvecs adds 39dce8766a8e mm/memory.c: refactor insert_page to prepare for batched-l [...] adds 26c23e1a1cbf mm: bring sparc pte_index() semantics inline with other platforms adds aea17899709c mm: define pte_index as macro for x86 adds 94370e4facde mm/memory.c: add vm_insert_pages() adds 7451d7d36ecb mm-add-vm_insert_pages-fix adds d4246425b941 add missing page_count() check to vm_insert_pages(). adds e20be4be0b34 mm: vm_insert_pages() checks if pte_index defined. adds a43f48dff963 net-zerocopy: use vm_insert_pages() for tcp rcv zerocopy adds 836e68fa4271 net-zerocopy-use-vm_insert_pages-for-tcp-rcv-zerocopy-fix adds c935b1b00093 mm/vma: define a default value for VM_DATA_DEFAULT_FLAGS adds 8787d323b481 mm/vma: introduce VM_ACCESS_FLAGS adds 1f9174b5d1bd mm/memory_hotplug: drop the flags field from struct mhp_re [...] adds 01f8b7729bd1 mm/memory_hotplug: rename mhp_restrictions to mhp_params adds 74b32fb12c3b x86/mm: thread pgprot_t through init_memory_mapping() adds ad16f3c27e13 x86/mm: introduce __set_memory_prot() adds 894c55bcee6b powerpc/mm: thread pgprot_t through create_section_mapping() adds 01b1901123e6 mm/memory_hotplug: add pgprot_t to mhp_params adds 2f23c96c9143 mm/memremap: set caching mode for PCI P2PDMA memory to WC adds 8eb31e1811af mm/special: create generic fallbacks for pte_special() and [...] adds 02c1306a1ccb mm-special-create-generic-fallbacks-for-pte_special-and-pt [...] adds 6e09745dd9b2 mm/debug: add tests validating architecture page table helpers adds 0ecc7597f76c kmod: make request_module() return an error when autoloadi [...] adds 250eb87879f6 fs/filesystems.c: downgrade user-reachable WARN_ONCE() to [...] adds 79fb555e8e3c docs: admin-guide: document the kernel.modprobe sysctl adds 1226c7a8b7fc selftests: kmod: test disabling module autoloading adds 279651d42cad fs/seq_file.c: seq_read(): add info message about buggy .n [...] adds d8feb04642f3 seq_read-info-message-about-buggy-next-functions-fix adds 014caeffc577 kernel/gcov/fs.c: gcov_seq_next() should increase position index adds 108fed6783b2 ipc/util.c: sysvipc_find_ipc() should increase position index adds f629789aa4fc drivers/tty/serial/sh-sci.c: suppress warning adds 01fc3617f9f7 drivers/media/platform/sti/delta/delta-ipc.c: fix read buf [...] adds a56a8dc85d54 Merge branch 'akpm/master' adds aff7e57f8266 Add linux-next specific files for 20200319 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (47780d7892b7) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. No new revisions were added by this update. Summary of changes: .../ABI/testing/sysfs-bus-counter-104-quad-8 | 25 + Documentation/ABI/testing/sysfs-bus-iio-adc-ad7192 | 24 +- Documentation/ABI/testing/sysfs-tty | 7 + Documentation/admin-guide/kernel-parameters.txt | 7 + .../devicetree/bindings/iio/adc/adi,ad7923.yaml | 65 + .../devicetree/bindings/iio/adc/max1363.txt | 63 - .../devicetree/bindings/iio/adc/maxim,max1238.yaml | 76 + .../devicetree/bindings/iio/adc/maxim,max1363.yaml | 50 + .../bindings/iio/adc/nuvoton,npcm-adc.txt | 2 + .../devicetree/bindings/iio/adc/st,stm32-adc.txt | 149 -- .../devicetree/bindings/iio/adc/st,stm32-adc.yaml | 458 ++++ .../bindings/iio/amplifiers/adi,hmc425a.yaml | 49 + .../bindings/iio/chemical/atlas,ec-sm.txt | 21 - .../bindings/iio/chemical/atlas,orp-sm.txt | 21 - .../bindings/iio/chemical/atlas,ph-sm.txt | 21 - .../bindings/iio/chemical/atlas,sensor.yaml | 53 + .../devicetree/bindings/iio/dac/adi,ad5770r.yaml | 185 ++ .../devicetree/bindings/iio/dac/ltc2632.txt | 8 +- .../devicetree/bindings/iio/imu/inv_mpu6050.txt | 5 + .../bindings/iio/light/dynaimage,al3010.yaml | 43 + .../bindings/iio/light/dynaimage,al3320a.yaml | 43 + .../bindings/iio/light/sharp,gp2ap002.yaml | 85 + .../bindings/iio/proximity/devantech-srf04.yaml | 18 + .../bindings/pci/layerscape-pcie-gen4.txt | 52 + .../bindings/usb/ingenic,jz4740-musb.txt | 32 - .../devicetree/bindings/usb/ingenic,musb.yaml | 76 + .../devicetree/bindings/vendor-prefixes.yaml | 2 + .../networking/device_drivers/stmicro/stmmac.rst | 7 +- MAINTAINERS | 35 +- Next/SHA1s | 104 +- Next/merge.log | 1518 +++++++---- arch/arm64/Kconfig | 33 +- arch/arm64/Makefile | 11 + arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi | 60 +- arch/arm64/boot/dts/amlogic/meson-g12.dtsi | 1 + arch/arm64/boot/dts/amlogic/meson-g12a-sei510.dts | 2 +- arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts | 2 +- arch/arm64/boot/dts/amlogic/meson-g12a-x96-max.dts | 2 +- .../boot/dts/amlogic/meson-g12b-odroid-n2.dts | 23 +- .../boot/dts/amlogic/meson-g12b-ugoos-am6.dts | 2 +- arch/arm64/boot/dts/amlogic/meson-khadas-vim3.dtsi | 22 +- arch/arm64/boot/dts/amlogic/meson-sm1-sei610.dts | 2 +- arch/arm64/boot/dts/qcom/sdm845-cheza.dtsi | 5 + arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 7 + arch/arm64/boot/dts/qcom/sdm845.dtsi | 49 + arch/arm64/include/asm/asm_pointer_auth.h | 65 + arch/arm64/include/asm/compiler.h | 24 + arch/arm64/include/asm/cpucaps.h | 6 +- arch/arm64/include/asm/cpufeature.h | 62 +- arch/arm64/include/asm/perf_event.h | 3 +- arch/arm64/include/asm/pointer_auth.h | 50 +- arch/arm64/include/asm/processor.h | 3 +- arch/arm64/include/asm/smp.h | 12 + arch/arm64/include/asm/stackprotector.h | 5 + arch/arm64/include/asm/sysreg.h | 10 + arch/arm64/kernel/asm-offsets.c | 16 + arch/arm64/kernel/cpufeature.c | 93 +- arch/arm64/kernel/entry.S | 6 + arch/arm64/kernel/head.S | 2 + arch/arm64/kernel/perf_event.c | 170 +- arch/arm64/kernel/pointer_auth.c | 7 +- arch/arm64/kernel/process.c | 5 +- arch/arm64/kernel/ptrace.c | 16 +- arch/arm64/kernel/sleep.S | 2 + arch/arm64/kernel/smp.c | 33 +- arch/arm64/kernel/stacktrace.c | 5 +- arch/arm64/kvm/sys_regs.c | 10 + arch/arm64/mm/proc.S | 73 +- arch/powerpc/Kconfig | 1 + arch/powerpc/mm/ioremap.c | 21 + arch/powerpc/platforms/pseries/papr_scm.c | 2 +- arch/x86/events/amd/uncore.c | 44 +- arch/x86/include/asm/amd_nb.h | 1 - arch/x86/include/asm/perf_event.h | 15 +- arch/x86/include/asm/pgtable.h | 7 +- arch/x86/include/asm/pgtable_types.h | 3 +- arch/x86/kernel/amd_nb.c | 4 +- arch/x86/mm/init_64.c | 3 +- arch/x86/purgatory/.gitignore | 1 + arch/x86/purgatory/Makefile | 20 +- block/bio.c | 12 +- block/genhd.c | 24 + drivers/acpi/nfit/core.c | 4 +- drivers/acpi/sysfs.c | 2 +- drivers/block/virtio_blk.c | 5 +- drivers/block/xen-blkfront.c | 6 +- drivers/char/agp/amd64-agp.c | 2 +- drivers/char/random.c | 2 +- drivers/counter/104-quad-8.c | 136 +- drivers/counter/stm32-timer-cnt.c | 66 +- drivers/extcon/extcon.c | 1 + drivers/gpu/drm/drm_dp_helper.c | 2 + drivers/gpu/drm/drm_lease.c | 3 +- drivers/gpu/drm/i915/display/intel_color.c | 121 +- drivers/gpu/drm/i915/display/intel_dp.c | 11 + drivers/gpu/drm/i915/display/intel_fbc.c | 30 +- drivers/gpu/drm/i915/display/intel_fbdev.c | 96 +- drivers/gpu/drm/i915/display/intel_hdcp.c | 3 +- drivers/gpu/drm/i915/i915_reg.h | 6 + drivers/gpu/drm/i915/intel_device_info.c | 12 +- drivers/hid/Kconfig | 7 + drivers/hid/Makefile | 1 + drivers/hid/hid-glorious.c | 86 + drivers/hid/hid-ids.h | 4 + drivers/hwtracing/intel_th/msu.c | 13 +- drivers/hwtracing/intel_th/pci.c | 5 + drivers/hwtracing/stm/p_sys-t.c | 6 +- drivers/iio/TODO | 19 + drivers/iio/accel/adis16201.c | 1 + drivers/iio/accel/adis16209.c | 1 + drivers/iio/accel/adxl372.c | 1 + drivers/iio/accel/st_accel_i2c.c | 7 +- drivers/iio/adc/Kconfig | 12 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/ad7124.c | 99 +- drivers/{staging => }/iio/adc/ad7192.c | 152 +- drivers/iio/adc/ad7292.c | 5 +- drivers/iio/adc/at91-sama5d2_adc.c | 15 + drivers/iio/adc/exynos_adc.c | 6 +- drivers/iio/adc/max1118.c | 10 +- drivers/iio/adc/mcp320x.c | 3 +- drivers/iio/adc/npcm_adc.c | 30 +- drivers/iio/adc/stm32-dfsdm-adc.c | 43 +- drivers/iio/adc/ti-tlc4541.c | 3 +- drivers/iio/amplifiers/Kconfig | 10 + drivers/iio/amplifiers/Makefile | 1 + drivers/iio/amplifiers/ad8366.c | 30 + drivers/iio/amplifiers/hmc425a.c | 248 ++ drivers/iio/chemical/Kconfig | 2 + drivers/iio/chemical/atlas-sensor.c | 97 +- drivers/iio/common/st_sensors/st_sensors_core.c | 4 + drivers/iio/dac/Kconfig | 71 +- drivers/iio/dac/Makefile | 1 + drivers/iio/dac/ad5755.c | 22 +- drivers/iio/dac/ad5770r.c | 695 +++++ drivers/iio/dac/ltc2632.c | 102 +- drivers/iio/gyro/adis16136.c | 62 +- drivers/iio/gyro/adis16260.c | 1 + drivers/iio/imu/adis.c | 68 +- drivers/iio/imu/adis16400.c | 140 +- drivers/iio/imu/adis16460.c | 40 +- drivers/iio/imu/adis16480.c | 197 +- drivers/iio/imu/adis_buffer.c | 3 +- drivers/iio/imu/inv_mpu6050/Kconfig | 12 +- drivers/iio/imu/inv_mpu6050/inv_mpu_core.c | 651 +++-- drivers/iio/imu/inv_mpu6050/inv_mpu_i2c.c | 111 +- drivers/iio/imu/inv_mpu6050/inv_mpu_iio.h | 58 +- drivers/iio/imu/inv_mpu6050/inv_mpu_magn.c | 49 +- drivers/iio/imu/inv_mpu6050/inv_mpu_magn.h | 5 +- drivers/iio/imu/inv_mpu6050/inv_mpu_ring.c | 57 +- drivers/iio/imu/inv_mpu6050/inv_mpu_spi.c | 74 +- drivers/iio/imu/inv_mpu6050/inv_mpu_trigger.c | 160 +- drivers/iio/imu/st_lsm6dsx/st_lsm6dsx.h | 4 +- drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_shub.c | 5 +- drivers/iio/industrialio-core.c | 54 +- drivers/iio/light/Kconfig | 21 + drivers/iio/light/Makefile | 2 + drivers/iio/light/al3010.c | 242 ++ drivers/iio/light/al3320a.c | 72 +- drivers/iio/light/gp2ap002.c | 720 +++++ drivers/iio/light/gp2ap020a00f.c | 23 +- drivers/iio/light/si1133.c | 37 +- drivers/iio/light/vcnl4000.c | 159 +- drivers/iio/magnetometer/ak8974.c | 2 +- drivers/iio/potentiostat/lmp91000.c | 18 +- drivers/iio/pressure/Kconfig | 11 + drivers/iio/pressure/Makefile | 1 + drivers/iio/pressure/icp10100.c | 658 +++++ drivers/iio/proximity/ping.c | 2 +- drivers/iio/proximity/srf04.c | 96 +- drivers/iio/trigger/stm32-timer-trigger.c | 172 +- drivers/infiniband/core/cm.c | 732 +++--- drivers/infiniband/hw/bnxt_re/bnxt_re.h | 2 - drivers/infiniband/hw/bnxt_re/main.c | 37 +- drivers/infiniband/hw/hns/hns_roce_device.h | 10 +- drivers/infiniband/hw/hns/hns_roce_hem.c | 16 +- drivers/infiniband/hw/hns/hns_roce_hw_v1.c | 9 +- drivers/infiniband/hw/hns/hns_roce_hw_v2.c | 588 ++--- drivers/infiniband/hw/hns/hns_roce_qp.c | 125 +- drivers/infiniband/hw/i40iw/i40iw.h | 22 +- drivers/infiniband/hw/i40iw/i40iw_ctrl.c | 96 + drivers/infiniband/hw/i40iw/i40iw_d.h | 26 +- drivers/infiniband/hw/i40iw/i40iw_main.c | 6 + drivers/infiniband/hw/i40iw/i40iw_p.h | 1 + drivers/infiniband/hw/i40iw/i40iw_status.h | 3 +- drivers/infiniband/hw/i40iw/i40iw_type.h | 12 + drivers/infiniband/hw/i40iw/i40iw_verbs.c | 10 +- drivers/misc/lkdtm/bugs.c | 36 + drivers/misc/lkdtm/core.c | 1 + drivers/misc/lkdtm/lkdtm.h | 1 + drivers/misc/pci_endpoint_test.c | 165 +- drivers/net/ethernet/amazon/ena/ena_netdev.c | 27 +- drivers/net/ethernet/broadcom/bnxt/bnxt_tc.c | 2 +- drivers/net/ethernet/broadcom/genet/bcmgenet.c | 10 +- drivers/net/ethernet/broadcom/genet/bcmgenet_wol.c | 6 +- drivers/net/ethernet/broadcom/genet/bcmmii.c | 40 +- drivers/net/ethernet/chelsio/cxgb4/cxgb4_filter.c | 305 ++- drivers/net/ethernet/chelsio/cxgb4/cxgb4_filter.h | 1 - .../net/ethernet/chelsio/cxgb4/cxgb4_tc_flower.c | 123 +- .../net/ethernet/chelsio/cxgb4/cxgb4_tc_matchall.c | 22 +- drivers/net/ethernet/chelsio/cxgb4/cxgb4_tc_u32.c | 79 +- drivers/net/ethernet/chelsio/cxgb4/cxgb4_uld.h | 5 +- drivers/net/ethernet/marvell/mvmdio.c | 4 +- drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.c | 4 +- drivers/net/ethernet/mellanox/mlx5/core/en_tc.c | 10 +- drivers/net/ethernet/mellanox/mlxsw/resources.h | 2 + drivers/net/ethernet/mellanox/mlxsw/spectrum.c | 10 + drivers/net/ethernet/mellanox/mlxsw/spectrum.h | 7 + drivers/net/ethernet/mellanox/mlxsw/spectrum_cnt.c | 243 +- drivers/net/ethernet/mellanox/mlxsw/spectrum_cnt.h | 2 + .../net/ethernet/mellanox/mlxsw/spectrum_flower.c | 8 +- drivers/net/ethernet/mscc/ocelot_flower.c | 4 +- drivers/net/ethernet/netronome/nfp/flower/action.c | 4 +- .../net/ethernet/pensando/ionic/ionic_devlink.c | 9 +- .../net/ethernet/pensando/ionic/ionic_ethtool.c | 13 +- drivers/net/ethernet/pensando/ionic/ionic_lif.c | 4 +- drivers/net/ethernet/pensando/ionic/ionic_main.c | 3 + drivers/net/ethernet/qlogic/qede/qede_filter.c | 2 +- drivers/net/ethernet/sfc/ethtool.c | 6 +- drivers/net/ethernet/sfc/falcon/ethtool.c | 6 +- drivers/net/ethernet/socionext/netsec.c | 2 + drivers/net/ethernet/stmicro/stmmac/common.h | 13 + .../net/ethernet/stmicro/stmmac/dwxgmac2_core.c | 99 + drivers/net/ethernet/stmicro/stmmac/dwxlgmac2.h | 22 + drivers/net/ethernet/stmicro/stmmac/hwif.c | 45 +- drivers/net/ethernet/stmicro/stmmac/hwif.h | 1 + drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 58 + .../net/ethernet/stmicro/stmmac/stmmac_selftests.c | 4 +- drivers/net/ethernet/stmicro/stmmac/stmmac_tc.c | 2 +- drivers/net/ethernet/synopsys/dwc-xlgmac-ethtool.c | 17 +- drivers/net/ethernet/tehuti/tehuti.c | 2 + drivers/net/ethernet/ti/cpsw.c | 1 + drivers/net/ethernet/ti/cpsw_new.c | 1 + drivers/net/ethernet/ti/davinci_emac.c | 1 + drivers/net/ethernet/xilinx/ll_temac_main.c | 21 +- drivers/net/ethernet/xilinx/xilinx_axienet_main.c | 22 +- drivers/net/phy/mdio-mux-bcm-iproc.c | 7 +- drivers/net/phy/mdio-xpcs.c | 98 + drivers/net/phy/mdio_bus.c | 68 +- drivers/net/phy/mscc/mscc_main.c | 18 +- drivers/net/phy/phy-core.c | 31 - drivers/net/phy/phy.c | 26 +- drivers/net/phy/phylink.c | 236 ++ drivers/net/phy/sfp-bus.c | 32 +- drivers/net/wireless/intel/iwlwifi/cfg/22000.c | 47 +- drivers/net/wireless/intel/iwlwifi/cfg/9000.c | 161 +- drivers/net/wireless/intel/iwlwifi/iwl-config.h | 59 +- drivers/net/wireless/intel/iwlwifi/pcie/drv.c | 355 ++- drivers/net/wireless/mediatek/mt76/mcu.c | 6 +- drivers/net/wireless/mediatek/mt76/mt76.h | 5 +- .../net/wireless/mediatek/mt76/mt7603/debugfs.c | 4 + drivers/net/wireless/mediatek/mt76/mt7603/init.c | 2 + drivers/net/wireless/mediatek/mt76/mt7603/mac.c | 6 +- drivers/net/wireless/mediatek/mt76/mt7603/mcu.c | 1 - drivers/net/wireless/mediatek/mt76/mt7603/mt7603.h | 2 + drivers/net/wireless/mediatek/mt76/mt7615/dma.c | 50 +- drivers/net/wireless/mediatek/mt76/mt7615/eeprom.c | 66 +- drivers/net/wireless/mediatek/mt76/mt7615/eeprom.h | 2 + drivers/net/wireless/mediatek/mt76/mt7615/init.c | 161 +- drivers/net/wireless/mediatek/mt76/mt7615/mac.c | 30 +- drivers/net/wireless/mediatek/mt76/mt7615/mac.h | 11 +- drivers/net/wireless/mediatek/mt76/mt7615/main.c | 44 +- drivers/net/wireless/mediatek/mt76/mt7615/mcu.c | 2761 ++++++++++++-------- drivers/net/wireless/mediatek/mt76/mt7615/mcu.h | 144 +- drivers/net/wireless/mediatek/mt76/mt7615/mmio.c | 67 +- drivers/net/wireless/mediatek/mt76/mt7615/mt7615.h | 65 +- drivers/net/wireless/mediatek/mt76/mt7615/pci.c | 8 +- drivers/net/wireless/mediatek/mt76/mt7615/regs.h | 87 +- drivers/net/wireless/mediatek/mt76/mt7615/soc.c | 2 +- drivers/net/wireless/mediatek/mt76/mt76x0/phy.c | 3 +- drivers/net/wireless/mediatek/mt76/mt76x02_mmio.c | 5 +- drivers/net/wireless/mediatek/mt76/usb.c | 36 +- drivers/nvdimm/dimm.c | 2 +- drivers/nvdimm/dimm_devs.c | 95 +- drivers/nvdimm/namespace_devs.c | 28 +- drivers/nvdimm/nd.h | 3 +- drivers/nvdimm/pfn.h | 12 + drivers/nvdimm/pfn_devs.c | 40 +- drivers/nvdimm/region_devs.c | 132 +- drivers/nvme/host/core.c | 2 +- drivers/nvmem/core.c | 10 +- drivers/nvmem/mxs-ocotp.c | 30 +- drivers/nvmem/nvmem-sysfs.c | 56 +- drivers/nvmem/sprd-efuse.c | 27 +- drivers/pci/controller/Kconfig | 11 +- drivers/pci/controller/Makefile | 2 +- drivers/pci/controller/dwc/pci-keystone.c | 5 +- drivers/pci/controller/dwc/pcie-designware-ep.c | 61 +- drivers/pci/controller/dwc/pcie-designware.h | 1 + drivers/pci/controller/mobiveil/Kconfig | 34 + drivers/pci/controller/mobiveil/Makefile | 5 + .../pci/controller/mobiveil/pcie-layerscape-gen4.c | 267 ++ .../pcie-mobiveil-host.c} | 564 +--- .../pci/controller/mobiveil/pcie-mobiveil-plat.c | 61 + drivers/pci/controller/mobiveil/pcie-mobiveil.c | 231 ++ drivers/pci/controller/mobiveil/pcie-mobiveil.h | 226 ++ drivers/pci/endpoint/functions/pci-epf-test.c | 285 +- drivers/pci/endpoint/pci-epc-core.c | 7 +- drivers/pci/endpoint/pci-epf-core.c | 2 + drivers/perf/arm-ccn.c | 20 +- drivers/regulator/da9063-regulator.c | 20 +- drivers/rtc/rtc-cmos.c | 2 +- drivers/s390/net/qeth_core.h | 7 +- drivers/s390/net/qeth_core_main.c | 131 +- drivers/s390/net/qeth_core_sys.c | 2 +- drivers/s390/net/qeth_ethtool.c | 43 +- drivers/s390/net/qeth_l2_main.c | 32 +- drivers/s390/net/qeth_l3_main.c | 29 +- drivers/scsi/qla2xxx/qla_os.c | 4 +- drivers/scsi/sd.c | 3 +- drivers/spi/spi-fsl-dspi.c | 324 +-- drivers/spi/spi-mxs.c | 3 +- drivers/staging/comedi/drivers/dt3000.c | 5 +- drivers/staging/comedi/drivers/ni_atmio16d.c | 10 - drivers/staging/comedi/drivers/ni_mio_common.c | 54 +- drivers/staging/comedi/drivers/ni_tio.c | 8 +- drivers/staging/comedi/drivers/rtd520.c | 5 +- drivers/staging/comedi/drivers/s626.c | 3 +- drivers/staging/fbtft/fbtft-core.c | 4 +- drivers/staging/fbtft/fbtft-sysfs.c | 6 +- drivers/staging/fbtft/fbtft.h | 18 +- drivers/staging/greybus/i2c.c | 2 - .../staging/iio/Documentation/sysfs-bus-iio-ad7192 | 20 - drivers/staging/iio/TODO | 8 +- drivers/staging/iio/accel/adis16203.c | 1 + drivers/staging/iio/accel/adis16240.c | 1 + drivers/staging/iio/adc/Kconfig | 12 - drivers/staging/iio/adc/Makefile | 1 - drivers/staging/media/allegro-dvt/allegro-core.c | 12 +- drivers/staging/media/hantro/hantro_postproc.c | 12 +- drivers/staging/media/imx/imx6-mipi-csi2.c | 9 +- drivers/staging/media/imx/imx7-mipi-csis.c | 2 +- drivers/staging/mt7621-dts/mt7621.dtsi | 11 +- drivers/staging/mt7621-pci-phy/pci-mt7621-phy.c | 158 +- drivers/staging/mt7621-pci/mediatek,mt7621-pci.txt | 7 +- drivers/staging/mt7621-pci/pci-mt7621.c | 163 +- drivers/staging/qlge/qlge_dbg.c | 26 +- drivers/staging/qlge/qlge_ethtool.c | 4 +- drivers/staging/qlge/qlge_main.c | 9 +- drivers/staging/qlge/qlge_mpi.c | 5 +- drivers/staging/rtl8192u/r8192U_core.c | 64 +- drivers/staging/rtl8192u/r8192U_wx.c | 2 +- drivers/staging/rtl8723bs/core/rtw_mlme.c | 11 +- drivers/staging/rtl8723bs/hal/sdio_halinit.c | 14 +- drivers/staging/speakup/main.c | 3 +- .../vc04_services/bcm2835-camera/controls.c | 458 ++-- drivers/staging/vt6656/main_usb.c | 4 +- drivers/staging/wfx/queue.c | 2 +- drivers/staging/wfx/sta.c | 2 +- drivers/staging/wilc1000/cfg80211.c | 3 +- drivers/staging/wilc1000/netdev.c | 6 +- drivers/staging/wlan-ng/hfa384x_usb.c | 3 +- drivers/tty/serial/8250/8250_core.c | 9 + drivers/tty/serial/8250/8250_port.c | 35 +- drivers/tty/serial/Kconfig | 1 + drivers/tty/serial/serial_core.c | 60 +- drivers/tty/serial/sprd_serial.c | 8 +- drivers/tty/tty_io.c | 14 +- drivers/usb/atm/usbatm.h | 2 +- drivers/usb/c67x00/c67x00-hcd.h | 2 +- drivers/usb/c67x00/c67x00.h | 2 +- drivers/usb/musb/Kconfig | 4 +- drivers/usb/musb/jz4740.c | 110 +- drivers/usb/musb/mediatek.c | 2 +- drivers/usb/musb/musb_host.c | 17 +- drivers/usb/musb/tusb6010.c | 2 +- drivers/usb/serial/f81232.c | 135 +- drivers/watchdog/imx2_wdt.c | 37 +- drivers/watchdog/imx7ulp_wdt.c | 1 - drivers/watchdog/imx_sc_wdt.c | 2 - drivers/watchdog/npcm_wdt.c | 19 +- drivers/watchdog/pm8916_wdt.c | 25 + drivers/watchdog/qcom-wdt.c | 34 +- drivers/watchdog/watchdog_core.c | 12 + drivers/watchdog/watchdog_dev.c | 1 + drivers/watchdog/wm831x_wdt.c | 27 - fs/block_dev.c | 20 +- fs/cifs/file.c | 2 +- fs/cifs/smb2ops.c | 4 + fs/iomap/direct-io.c | 4 +- fs/libfs.c | 34 - fs/xfs/Makefile | 1 + fs/xfs/libxfs/xfs_alloc.c | 2 +- fs/xfs/libxfs/xfs_alloc_btree.c | 93 +- fs/xfs/libxfs/xfs_alloc_btree.h | 7 + fs/xfs/libxfs/xfs_btree.c | 31 +- fs/xfs/libxfs/xfs_btree.h | 30 +- fs/xfs/libxfs/xfs_btree_staging.c | 879 +++++++ fs/xfs/libxfs/xfs_btree_staging.h | 123 + fs/xfs/libxfs/xfs_ialloc_btree.c | 82 +- fs/xfs/libxfs/xfs_ialloc_btree.h | 6 + fs/xfs/libxfs/xfs_refcount_btree.c | 70 +- fs/xfs/libxfs/xfs_refcount_btree.h | 6 + fs/xfs/libxfs/xfs_rmap_btree.c | 67 +- fs/xfs/libxfs/xfs_rmap_btree.h | 5 + fs/xfs/scrub/agheader_repair.c | 50 +- fs/xfs/scrub/bitmap.c | 87 +- fs/xfs/scrub/bitmap.h | 23 +- fs/xfs/scrub/repair.c | 20 +- fs/xfs/scrub/repair.h | 6 +- fs/xfs/xfs_dquot_item.c | 44 +- fs/xfs/xfs_dquot_item.h | 1 + fs/xfs/xfs_qm_syscalls.c | 13 +- fs/xfs/xfs_trace.c | 2 + fs/xfs/xfs_trace.h | 146 ++ include/drm/drm_dp_helper.h | 7 + include/linux/ethtool.h | 2 + include/linux/extcon.h | 5 + include/linux/genhd.h | 2 + include/linux/iio/iio.h | 2 + include/linux/iio/imu/adis.h | 51 +- include/linux/io.h | 2 - include/linux/libnvdimm.h | 2 + include/linux/mdio.h | 4 + include/linux/memremap.h | 8 + include/linux/mfd/wm831x/pdata.h | 1 - include/linux/mmzone.h | 1 + include/linux/netdevice.h | 4 - include/linux/netfilter_ingress.h | 58 + include/linux/netfilter_netdev.h | 102 - include/linux/pci-epc.h | 6 +- include/linux/pci-epf.h | 15 + include/linux/perf/arm_pmu.h | 1 + include/linux/phy.h | 22 +- include/linux/phylink.h | 8 + include/linux/pnp.h | 2 +- include/linux/rcupdate_trace.h | 11 +- include/linux/regulator/driver.h | 4 +- include/linux/sched.h | 4 +- include/linux/serial_8250.h | 1 + include/linux/stackprotector.h | 2 +- include/linux/string.h | 2 - include/linux/wait.h | 2 +- include/net/flow_offload.h | 49 +- include/net/pkt_sched.h | 10 +- include/uapi/linux/if_bridge.h | 2 + include/uapi/linux/input-event-codes.h | 3 + include/uapi/linux/mii.h | 5 + include/uapi/linux/netfilter.h | 1 - include/uapi/linux/pcitest.h | 7 + include/uapi/linux/pkt_sched.h | 2 + init/init_task.c | 1 + kernel/dma/mapping.c | 2 + kernel/fork.c | 1 + kernel/rcu/rcuperf.c | 5 +- kernel/rcu/tasks.h | 93 +- kernel/rcu/tree.c | 58 + kernel/rcu/tree_stall.h | 10 +- kernel/sched/core.c | 33 +- lib/Kconfig | 3 + localversion-next | 2 +- mm/hmm.c | 14 +- mm/memremap.c | 23 + mm/slub.c | 15 +- net/bluetooth/hci_request.c | 17 - net/bridge/br_netlink_tunnel.c | 12 +- net/bridge/br_private.h | 4 +- net/bridge/br_private_tunnel.h | 17 +- net/bridge/br_vlan.c | 3 +- net/bridge/br_vlan_options.c | 74 +- net/bridge/br_vlan_tunnel.c | 5 +- net/core/dev.c | 33 +- net/dsa/slave.c | 4 +- net/ethtool/common.c | 11 + net/ethtool/ioctl.c | 3 - net/ipv4/tcp_bic.c | 11 +- net/ipv4/tcp_scalable.c | 17 +- net/ipv4/tcp_veno.c | 47 +- net/ipv4/tcp_yeah.c | 41 +- net/ipv6/ip6_vti.c | 2 +- net/mptcp/protocol.c | 9 +- net/mptcp/subflow.c | 2 + net/netfilter/Kconfig | 8 - net/netfilter/core.c | 24 +- net/netfilter/nft_chain_filter.c | 4 +- net/sched/cls_api.c | 8 +- net/sched/sch_api.c | 21 +- net/sched/sch_fq.c | 21 +- scripts/Kconfig.include | 6 + scripts/mod/modpost.c | 3 +- sound/soc/codecs/rt5682.c | 6 +- sound/soc/codecs/rt5682.h | 2 + sound/soc/codecs/wsa881x.c | 44 +- sound/soc/qcom/Kconfig | 2 +- sound/soc/qcom/sdm845.c | 67 + sound/soc/stm/stm32_i2s.c | 40 +- sound/soc/stm/stm32_spdifrx.c | 64 +- tools/pci/pcitest.c | 23 +- .../net/mlxsw/spectrum-2/tc_flower_scale.sh | 4 +- .../drivers/net/mlxsw/tc_action_hw_stats.sh | 130 + tools/testing/selftests/net/forwarding/lib.sh | 9 + 491 files changed, 18984 insertions(+), 7415 deletions(-) create mode 100644 Documentation/devicetree/bindings/iio/adc/adi,ad7923.yaml delete mode 100644 Documentation/devicetree/bindings/iio/adc/max1363.txt create mode 100644 Documentation/devicetree/bindings/iio/adc/maxim,max1238.yaml create mode 100644 Documentation/devicetree/bindings/iio/adc/maxim,max1363.yaml delete mode 100644 Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt create mode 100644 Documentation/devicetree/bindings/iio/adc/st,stm32-adc.yaml create mode 100644 Documentation/devicetree/bindings/iio/amplifiers/adi,hmc425a.yaml delete mode 100644 Documentation/devicetree/bindings/iio/chemical/atlas,ec-sm.txt delete mode 100644 Documentation/devicetree/bindings/iio/chemical/atlas,orp-sm.txt delete mode 100644 Documentation/devicetree/bindings/iio/chemical/atlas,ph-sm.txt create mode 100644 Documentation/devicetree/bindings/iio/chemical/atlas,sensor.yaml create mode 100644 Documentation/devicetree/bindings/iio/dac/adi,ad5770r.yaml create mode 100644 Documentation/devicetree/bindings/iio/light/dynaimage,al3010.yaml create mode 100644 Documentation/devicetree/bindings/iio/light/dynaimage,al3320a.yaml create mode 100644 Documentation/devicetree/bindings/iio/light/sharp,gp2ap002.yaml create mode 100644 Documentation/devicetree/bindings/pci/layerscape-pcie-gen4.txt delete mode 100644 Documentation/devicetree/bindings/usb/ingenic,jz4740-musb.txt create mode 100644 Documentation/devicetree/bindings/usb/ingenic,musb.yaml create mode 100644 arch/arm64/include/asm/asm_pointer_auth.h create mode 100644 arch/arm64/include/asm/compiler.h create mode 100644 arch/x86/purgatory/.gitignore create mode 100644 drivers/hid/hid-glorious.c create mode 100644 drivers/iio/TODO rename drivers/{staging => }/iio/adc/ad7192.c (90%) create mode 100644 drivers/iio/amplifiers/hmc425a.c create mode 100644 drivers/iio/dac/ad5770r.c create mode 100644 drivers/iio/light/al3010.c create mode 100644 drivers/iio/light/gp2ap002.c create mode 100644 drivers/iio/pressure/icp10100.c create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwxlgmac2.h create mode 100644 drivers/pci/controller/mobiveil/Kconfig create mode 100644 drivers/pci/controller/mobiveil/Makefile create mode 100644 drivers/pci/controller/mobiveil/pcie-layerscape-gen4.c rename drivers/pci/controller/{pcie-mobiveil.c => mobiveil/pcie-mobiveil-host.c} (54%) create mode 100644 drivers/pci/controller/mobiveil/pcie-mobiveil-plat.c create mode 100644 drivers/pci/controller/mobiveil/pcie-mobiveil.c create mode 100644 drivers/pci/controller/mobiveil/pcie-mobiveil.h delete mode 100644 drivers/staging/iio/Documentation/sysfs-bus-iio-ad7192 create mode 100644 fs/xfs/libxfs/xfs_btree_staging.c create mode 100644 fs/xfs/libxfs/xfs_btree_staging.h create mode 100644 include/linux/netfilter_ingress.h delete mode 100644 include/linux/netfilter_netdev.h create mode 100755 tools/testing/selftests/drivers/net/mlxsw/tc_action_hw_stats.sh -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (11cf25c40e3 -> 02f7334ac93)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/gcc. from 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes adds dbde9e2d595 amdgcn: Fix vector compare modes adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang adds 0db2cd17702 analyzer: tweaks to exploded_node ctor adds 7d9c107ab1e analyzer: introduce noop_region_model_context adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047] adds 884d9141112 analyzer: make summarized dumps more comprehensive adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90 adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands. adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands. adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands. adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands. adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics. adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics. adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix. adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix. adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...] adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...] adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...] adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...] adds 529ea7d9596 Complete change to resolve pr90275. adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886) adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033) adds b5562f1187d Daily bump. adds 73bc09fa8c6 middle-end/94216 fix another build_fold_addr_expr use adds f3280e4c0c9 ipa/94217 simplify offsetted address build adds c7e90196818 phiopt: Avoid -fcompare-debug bug in phiopt [PR94211] adds bb83e069eba libgomp/testsuite: ignore blank-line output for function-no [...] adds 02f7334ac93 c++: Fix up handling of captured vars in lambdas in OpenMP [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 3360 ++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 46 + gcc/analyzer/engine.cc | 11 + gcc/analyzer/exploded-graph.h | 7 +- gcc/analyzer/region-model.cc | 261 +- gcc/analyzer/region-model.h | 90 +- gcc/cgraphunit.c | 13 +- gcc/config/arm/arm-builtins.c | 188 + gcc/config/arm/arm-protos.h | 1 + gcc/config/arm/arm.c | 25 + gcc/config/arm/arm_mve.h | 16961 ++++++++++++++++--- gcc/config/arm/arm_mve_builtins.def | 506 + gcc/config/arm/constraints.md | 16 +- gcc/config/arm/mve.md | 6415 ++++++- gcc/config/arm/predicates.md | 16 + gcc/config/gcn/gcn-valu.md | 31 +- gcc/config/gcn/gcn.h | 4 + gcc/config/rs6000/constraints.md | 11 + gcc/cp/ChangeLog | 8 + gcc/cp/cp-gimplify.c | 17 +- gcc/cp/parser.c | 2 + gcc/cse.c | 1 - gcc/fold-const.c | 2 +- gcc/ipa-cp.c | 12 +- gcc/testsuite/ChangeLog | 1255 ++ gcc/testsuite/g++.dg/torture/pr94216.C | 45 + gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 + gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 + gcc/testsuite/gcc.dg/pr94211.c | 12 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 + .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 + .../vldrdq_gather_shifted_offset_z_s64.c | 22 + .../vldrdq_gather_shifted_offset_z_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 + .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 + .../vldrhq_gather_shifted_offset_z_f16.c | 22 + .../vldrhq_gather_shifted_offset_z_s16.c | 22 + .../vldrhq_gather_shifted_offset_z_s32.c | 22 + .../vldrhq_gather_shifted_offset_z_u16.c | 22 + .../vldrhq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 + .../vldrwq_gather_shifted_offset_z_f32.c | 22 + .../vldrwq_gather_shifted_offset_z_s32.c | 22 + .../vldrwq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 + .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 + .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 + .../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 + .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 + .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 + .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 + .../vstrdq_scatter_shifted_offset_p_s64.c | 22 + .../vstrdq_scatter_shifted_offset_p_u64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_s32.c | 22 + .../vstrwq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 + gcc/tree-ssa-phiopt.c | 10 +- libgomp/ChangeLog | 16 + libgomp/testsuite/libgomp.c++/pr93931.C | 120 + .../libgomp.c-c++-common/function-not-offloaded.c | 1 + .../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +- libstdc++-v3/ChangeLog | 22 + libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stream_iterator.h | 4 +- libstdc++-v3/include/bits/streambuf_iterator.h | 4 +- libstdc++-v3/include/std/stop_token | 12 + libstdc++-v3/include/std/type_traits | 70 +- .../20_util/is_nothrow_constructible/94003.cc | 46 + 1166 files changed, 52758 insertions(+), 2430 deletions(-) create mode 100644 gcc/testsuite/g++.dg/torture/pr94216.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c create mode 100644 gcc/testsuite/gcc.dg/pr94211.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c create mode 100644 libgomp/testsuite/libgomp.c++/pr93931.C create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020