Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1_gcc8_9/gnu-release-arm-spec2k6-O2 updated (375eb99a558 -> 05409a1edd8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1_gcc8_9/gnu-release-arm-spec2k6-O2 in repository toolchain/ci/gcc. from 375eb99a558 libstdc++-v3 Skip tests on Darwin8-10. adds befa8711996 Fix test fails on powerpc-darwin. adds 42d3fe9afb0 MAINTAINERS - add iains as darwin co-maintainer. adds 6d679a7d9d8 libphobos: Merge upstream druntime 4b2674b3 adds 6397d8df302 re PR d/90064 (InSituRegion lacks SPARC64 support) adds f94302e90b0 LRA: Revert "Remove useless move insns" adds 3595df34b5a re PR d/90130 (gdc.test/runnable/test12.d FAILs) adds 76a86e86166 Daily bump. adds 16a51cf5491 re PR fortran/57284 ([OOP] ICE with find_array_spec for pol [...] adds eb5f748a81e libphobos: Merge upstream druntime 109f0f2e adds 105d4c85f3c libphobos: Merge upstream phobos b538f758a adds 1e8dac32576 Add myself to MAINTAINERS adds f2b6aeeab21 PR c++/87366 - wrong error with alias template. adds 2810dfab5c2 re PR fortran/90166 (Compiler Fails at Assembler) adds 6e8fc175bda Daily bump. adds 9e14603dfeb re PR tree-optimization/90021 (ICE in index_in_loop_nest, a [...] adds 4b5689aa6c2 re PR tree-optimization/90078 (ICE with deep templates caus [...] adds be46043e076 Make some std::variant helper functions noexcept adds 47a468bdbe6 Fix std::variant regression caused by never-valueless optimization adds 70265a0c5bd Fix whitespace in ChangeLog adds 48528842bd7 re PR target/89093 (C++ exception handling clobbers d8 VFP [...] adds 6e271009792 re PR debug/90131 (wrong debug info at -O3) adds 82e8c3da740 Corrections for C++2a std::unwrap_reference traits adds 06715e1cfb4 PR libstdc++/90165 constrain variant(T&&) constructor adds 038bc9bfd6d Implement correct std::variant triviality rules from P0602R4 adds 8d64622fcea modulo-sched: fix branch scheduling issue (PR84032) adds 9fe3064bc60 modulo-sched: prevent division by zero (PR87979) adds d86bc962aef * lib/target-supports.exp (check_effective_target_keeps_nu [...] adds c7bfed18df8 re PR d/90079 (SEGV in _aaKeys, _aaValues on 32-bit SPARC) adds 32efff9f947 [GCC, AARCH64] Add GNU note section with BTI and PAC. adds c0aebc60b2a d: Add support for compiling without libphobos library. adds 451bbd9c40e Update .po files. adds 1bacd25b0c2 Document PSTL linker flags adds d9392bfa032 libphobos: Add D support for RISC-V Linux adds 130cc10e217 libphobos: Add D support for S/390 Linux adds a0128060112 libphobos: Add AArch64 Linux as a supported target. adds 86a57ce103c Implement LWG 2904 for std::variant assignment adds 9588a07c967 Fix whitespace in ChangeLog adds e0657c24aed Avoid -Wcatch-value warning in testsuite adds 0c1eb9639d9 Daily bump. adds 9bedfe1899e libphobos: Fix link build errors when compiling with unsupp [...] adds 2bd49e6b64a re PR tree-optimization/90211 (ICE: tree check: expected ss [...] adds 3795b582ace re PR tree-optimization/90208 (error: EH landing pad label) adds 0f7e4fe2e3d re PR target/89093 (C++ exception handling clobbers d8 VFP [...] adds 4a475b3fbbf d/dmd: Merge upstream dmd 423758078 adds de6ae2ce078 re PR target/90187 (ICE in extract_insn, at recog.c:2304 x86_64) adds f9bfdfa2025 PR libstdc++/90220 Fix std::any_cast for function pointers adds be39d6f0379 call.c (null_ptr_cst_p): Order checks according to expensiveness. adds fe3ddee9430 [ARC][COMMITTED] Fix typos. adds 9e1558d3223 libphobos: Fix assert in core.sys.posix.sys.stat for aarch6 [...] adds 972206e0c20 re PR target/89093 (C++ exception handling clobbers d8 VFP [...] adds 9fe1940081a S/390: Fix PR89952 incorrect CFI adds 540bc8a8b1f libphobos: Skip curl tests if libcurl is not installed on t [...] adds 92750002ef2 PR libstdc++/90220 Fix std::any_cast for array types adds fb8b3e2993f Fix basic_string_view typedefs and enforce preconditions adds 73f1289e49d re PR target/90193 (asm goto with TLS "m" input operand gen [...] adds 81c7cf71bf7 Finish implementing "Treating Unnecessary decay" (P0777R1) adds 303b2264579 Use __and_v<...> instead of __and_<...>::value adds 265e6a0ae0e aix71.h (SUBTARGET_OVERRIDE_OPTIONS): Disable OPTION_MASK_V [...] adds 58990c4d3a9 libphobos: Fix FAIL phobos.exp/core.time on CentOS 5.11, Li [...] adds fd177738f3d PR c++/90227 - error with template parameter packs. adds 7f8aaa1ae95 re PR c++/90236 (bogus error with auto non-type template argument) adds f90b16c429f Make filesystem::path comparison operators hidden friends ( [...] adds 7c3e085e440 Update C++17 library status tables adds 2493e718159 libphobos: Fix linker warning and SEGV in core.thread tests. adds 6aa6cbacc8c Daily bump. adds ce0f706246b compiler: fix glitch when inlining method with empty param/ [...] adds 7da021f080b libphobos: Add missing PWD_COMMAND to Makefile. adds 9168f22057a D: Implement GCC emutls in druntime adds f469220df61 re PR middle-end/90194 (ICE in expand_debug_expr, at cfgexp [...] adds a9e6359a90a re PR tree-optimization/90213 (UBSAN: signed integer overfl [...] adds cecd06a9eab D: Do not add target_libs if phobos is disabled adds 60a893dbb48 re PR c++/44648 (missing -Wunused warning on a const variab [...] adds b16f2147756 Fix typo in m4/druntime/cpu.m4 adds 33579b59aaf re PR tree-optimization/90037 (-Wnull-dereference false pos [...] adds aeec4861c41 tree-pass.h (make_pass_phi_only_cprop): Remove. adds 9125dc32928 libphobos: Fix segfault in runtime caused by unexpected GC [...] adds 604ab090adf x86: Update message for target_clones and unsupported ISAs adds f47f687a972 re PR middle-end/89765 (Multiple problems with vec-insert i [...] adds 67647bd8854 * DEV-PHASE: Set to prerelease. adds 7b37de5c0f0 re PR tree-optimization/90240 (ICE in try_improve_iv_set, a [...] adds 80fd3eed045 PR libstdc++/90239 Fix status of P0591R4 in C++2a support table adds d5b8a48bef9 Daily bump. adds ad74120952b baseline_symbols.txt: Update. adds 650e99729c6 baseline_symbols.txt: Update. adds d6ea820e702 revert r270484 adds 06bbb71a2b6 Adjust linker script to stop exporting unwanted symbol in o [...] adds 4f00a5492cc Fix tests that fail with _GLIBCXX_USE_CXX11_ABI=0 adds 664fb394cc2 x32: Update baseline_symbols.txt adds 2702d8c2de7 Daily bump. adds 9d564422a93 Daily bump. adds f0697838998 [netbsd] d: Fix build failures on sparc*-netbsd adds 42896ed44cb Daily bump. adds 92095b8ea2d libphobos: Fix multilib builds for s390x-linux-gnu adds 03e50442853 * gcc.pot: Regenerate. adds f72ea6bf880 * sv.po: Update. adds 56045d08696 Daily bump. adds 889a8e2a6df re PR tree-optimization/90273 (GCC runs out of memory build [...] adds 9a0b2c5f5aa Subject: Backport r270622 adds d020f96fa39 Subject: Backport r270675 adds 046f9fe835e * config/abi/post/riscv64-linux-gnu/baseline_symbols.txt: Update. adds 9c594b6da1a gnu.ver (GLIBCXX_3.4.26): Change _Lock_policyE2 exports to [...] adds 605dbfb0c4c [Patch AArch64] Add __ARM_FEATURE_ATOMICS adds 2365ff751c3 * de.po: Update. adds bcaa5528909 Daily bump. adds 85370ffdf67 Update Solaris baselines for GCC 9.1 adds bc317254358 Daily bump. adds eb60bcfe812 Makefile.am (gfor_cdir): Remove $(MULTISUBDIR). adds ad4952c887b Restrict gcc.target/i386/spellcheck-options-5.c to Linux targets adds e05a859cf63 libphobos: RISC-V: Fix soft-float build errors with IEEE ex [...] adds 313b4f62425 libphobos: Correct my identity in the last ChangeLog entry adds d2f284727cb * gcc.pot: Regenerate. adds 0d15cc08699 Daily bump. adds e69f3341316 * gennews (files): Add files for GCC 9. adds c8913260b07 Update ChangeLog and version files for release adds 93d725e5ce7 * BASE-VER: Set to 9.1.1. adds 32d365a18bb re PR tree-optimization/90316 (large compile time increase [...] adds e7018d1c3da backport: os/user: disable TestGroupIds for AIX adds 8cb953d5d2c setup branch adds 789f09736b1 Daily bump. adds 2dea4b1e49a Delete unintentional file from the wrong branch adds 37a457e3956 Delete unintentional file from the wrong branch adds 13b63df7359 Daily bump. adds 7983a8e85ea Delete file created on the wrong branch adds 4f27ebf02dc Daily bump. adds 6df94d59ac4 Backport r270899 adds d1d20a924eb re PR c++/90173 (ICE: Segmentation fault (in strip_declarat [...] adds 6b58ebe4e56 PR c++/90265 - ICE with generic lambda. adds 505d7ec016c Daily bump. adds a4a0178a87b Fix make install-gcc-specs with empty GCC_SPECS_FILES adds 38ff331a385 backport: re PR target/89424 (__builtin_vec_ext_v1ti (v, i) [...] adds 4577993bc6f Update .po files. adds 3c1c5def755 Daily bump. adds efe5f7c5fad Address compiler diagnostics in libgomp.oacc-c-c++-common/p [...] adds 4f7632fb306 Daily bump. adds 239b7733c55 Clean up MPX-related stuff: CIF_CHKP adds 10e4cdb5a79 backport: re PR fortran/90351 (-fc-prototypes does not dump [...] adds 49cddf87b66 * de.po, fr.po: Update. adds 41112638d60 Daily bump. adds 2b4107b450c tree-ssa-sccvn.c (visit_reference_op_call): Initialize value-id. adds 455ea3748a4 backport: re PR middle-end/89765 (Multiple problems with ve [...] adds 49cb28a4d10 PR c++/78010 - bogus -Wsuggest-override warning on final function. adds c252ffdb111 PR libstdc++/90239 use uses_allocator_construction_args in [...] adds ad2c7788a90 Tweak C++2a uses-allocator construction utilities adds b7a51c8b9e7 PR libstdc++/90397 fix std::variant friend declaration adds af514ba969f Daily bump. adds 558b9909119 re PR fortran/90093 (Extended C interop: optional argument [...] adds c4de1839668 re PR fortran/90093 (Extended C interop: optional argument [...] adds a3016510227 PR libstdc++/81266 fix std::thread::native_handle_type test adds e2e9b7b30e7 backport: freebsd64.h: Add bits for 32-bit multilib support. adds c32199acd16 Daily bump. adds 1906551ccc5 fortran: C++ support for generating C prototypes adds 7d3a63a26d1 Daily bump. adds 68a25cb91b1 Document P0811R3 status in C++20 table adds 5a51d62692f backport fix for PR90379 adds ef7ccb12347 * sv.po: Update. adds 4803ac6b9fe Daily bump. adds 1c0152ae21c Backport fix for PR90357. adds 8af68c6ffc9 Backport r271116 adds 1841ab40a2b Backport r271117 adds e387342c679 Backport r271118 adds c297c2deffc darwin, backport fix for g++.dg/ext/instantiate2.C adds ce9225d65b0 darwin, testsuite, backport fixes for section-attr-* adds a6c086b89bd darwin, testsuite, fix abi-avx512f.exp fails. adds 1d040c2034e darwin, testsuite, backport fixes for PR 81058 adds 5859baf8a75 Daily bump. adds e993da13a06 Fix a typo in two_value_replacement function adds b6721f2c477 PR libstdc++/90454.cc path construction from void* adds aa5005a56c6 Fix filesystem::path tests adds 486923535cb Remove translation string markers adds d686768f11c Daily bump. adds c679489ec63 PR libstdc++/90299 make filesystem::absolute overloads consistent adds d61c3c1d522 Daily bump. adds 36f6476b80c backport: [multiple changes] adds 90d816acfab backport: re PR debug/90197 (Cannot step through simple loo [...] adds 3f888c29afb backport: re PR tree-optimization/90303 (ICE in hash_odr_na [...] adds 37491dfb98b backport: re PR pch/90326 (Using any precompiled header bre [...] adds 97088068826 backport: re PR c++/90383 (GCC generates invalid constexpr [...] adds b1abd54e2a9 backport: re PR tree-optimization/90385 (ICE: tree check: e [...] adds 9ceaef52ee3 backport: re PR debug/90197 (Cannot step through simple loo [...] adds 0d50662086f backport: omp-low.c (lower_rec_input_clauses): For if (0) o [...] adds a734d291f3e backport: omp-low.c (lower_rec_input_clauses): If OMP_CLAUS [...] adds 8dc08facbd1 backport: re PR c++/90484 (ICE in equal_mem_array_ref_p at [...] adds d6a088c2a12 re PR fortran/54613 ([F08] Add FINDLOC plus support MAXLOC/ [...] adds 1d0679a1295 re PR fortran/54613 ([F08] Add FINDLOC plus support MAXLOC/ [...] adds 2bb4c131faa Daily bump. adds 6c887c525c9 Daily bump. adds 324470d4a2e re PR fortran/90498 (ICE with select type/associate and der [...] adds 955a6242cd2 Daily bump. adds d9940358fa4 PR c++/90532 Ensure __is_constructible(T[]) is false adds 4bc35a9458c libfortran/90038 Use posix_spawn, reap dead children when w [...] adds 13d9be956e3 mips.c (mips_dwarf_frame_reg_mode): Replace TARGET_FLOAT64 [...] adds 357a67c1a7e re PR libgomp/90527 (alloc.c:72:7: error: implicit declarat [...] adds 7c236e894e6 * es.po, sv.po: Update. adds 27fa84eae5a Daily bump. adds 204d3f53c6e [RTEMS] Change multilibs for ARM adds 15ad66669ed libfortran/90038: Document new wait=.false. implementation adds 1db5db214a6 Daily bump. adds 6080857e5a5 backport: re PR target/90547 (ICE in gen_lowpart_general, a [...] adds 14c551fccf8 PR libstdc++/90557 fix path assignment that alters source adds e026fa34598 Daily bump. adds 4e5d65da6f6 * gnat.dg/opt78.ad[sb]: New test. adds dc172b9806d * c-ada-spec.c (compare_node): Compare the DECL_UIDs as a l [...] adds 8e355a1c3b2 PR libstdc++/90220 fix experimental::any_cast for non-object types adds c7167c1b69b Make any_cast compare typeinfo as well as function pointers adds 2afd1c6ba88 Daily bump. adds b8e1dc7573c Backport r271548 adds 588a873a86f PR libstdc++/85965 move is_invocable assertions again adds 5a3cf0e5f96 Fix uses of non-reserved names for template parameters adds 75addbfa7fb Fix std::midpoint(T*, T*) for reversed arguments adds 7a5e7df8d4c re PR target/90530 (Invalid SUBREG insn generated by reload) adds ebf06049ddc Daily bump. adds 3d39d5a63a3 PR c++/90572 - wrong disambiguation in friend declaration. adds 21bf2b84afc Daily bump. adds 3f1a94a570f linux-unwind.h (pa32_fallback_frame_state): Add cast. adds 53cc4f0042b re PR go/90614 (gcc-9.1.0/libgo/go/syscall/wait.c:54:22: er [...] adds e1248f41edb re PR go/90635 (typo in libgo/configure.ac) adds edb4ad30c82 Daily bump. adds d450e65582f trans.c (Call_to_gnu): Use the unpadded type when putting b [...] adds 8408ade283a trans.c (Gigi_Types_Compatible): New predicate. adds bab0c45bd72 trans.c (Identifier_to_gnu): Minor tweaks. adds b8b0a7dc69c utils.c (maybe_pad_type): Issue the warning for the specifi [...] adds ca805701be1 trans.c (Call_to_gnu): Do not initialize the temporary crea [...] adds 1416fdb015d dwarf2out.c (resolve_args_picking_1): Deal with DW_OP_GNU_a [...] adds 6ca3289f80b Daily bump. adds 90a000b8483 decl.c (components_to_record): Set a name on the type creat [...] adds 837f293ffec decl.c (gnat_to_gnu_entity): Remove obsolete test on Is_For [...] adds 56bf2cee023 trans.c (walk_nesting_tree): New static function. adds 54caef1543a trans.c (gnat_to_gnu): Remove superfluous tests on Backend_ [...] adds 8751a970d74 trans.c (lvalue_required_for_attribute_p): Return 0 for 'Size too. adds 8fcaf49b598 PR c++/90548 - ICE with generic lambda and empty pack. adds 9c0c04ee74a Fix C++14-only code in testsuite utility adds f6c3f818300 PR libstdc++/90634 reduce allocations in filesystem::path c [...] adds bee4cbe6aa0 pa.c (hppa_profile_hook): Remove offset adjustment. adds 1f9190870ce Daily bump. adds 99bc5b38474 re PR bootstrap/90543 (Build failure on MINGW for gcc-9.1.0) adds ba335143403 re PR fortran/90329 (Incompatibility between gfortran and C [...] adds 931fdc2d702 Daily bump. adds 9b86c15f625 Darwin, backport fix for pr82920 (part1, code) adds 914ded4e816 Darwin, backport fix for PR82920 part2 (mx32 is not supported) adds 6fbba0c7ce0 Darwin, backport fix for PR82920 part3 (other CET test fixes). adds f5f9cea6677 Darwin, x86 - backport fix for mfentry test fails. adds 396d2098ee1 tree-predcom.c (is_inv_store_elimination_chain): Fix a typo [...] adds 284da72604a Backport libstdc++ documentation updates from mainline adds 2fda457ca1d * lang.opt (ftail-call-workaround): Fix a typo. adds 446db06fc36 Daily bump. adds 1ed080148c8 * fi.po, sv.po: Update. adds d7778634e86 Daily bump. adds d642d046fed Daily bump. adds 72481bc9262 Daily bump. adds 2a4405e3ba3 Implement missing piece of P0777R1 for std::make_from_tuple adds d9122e26d04 PR libstdc++/90686 update C++2a library status docs adds b88c76903ad * sv.po: Update. adds f390c64fac5 PR libstdc++/90700 Fix constructor constraint for std::tuple adds 78f67f622ef Daily bump. adds e8281ff16da Daily bump. adds 1afda327dfa backport documentation for target supports (mfentry availability). adds aaaa6abfeb4 backport: re PR libgomp/90585 (libgomp hsa plugin ftbfs in [...] adds 371a0cba5e1 backport: re PR libgomp/90641 (libgomp.c-c++-common/lastpri [...] adds 804b831eab2 backport: re PR c++/90598 (Return type of explicit destruct [...] adds 2cb7bee247b re PR debug/90733 (ICE in simplify_subreg, at simplify-rtx.c:6440) adds 00acb8f17e4 fold-const.c (extract_muldiv_1): Do not distribute a multip [...] adds 178bc110092 Daily bump. adds 6ea3780cabf Backport PRs 90328, 90402, 90450, 90474 adds ee78955ad97 * sv.po: Update. adds a24e8db469b Daily bump. adds 610ce528d79 re PR target/90751 (-fpatchtable-function-entry broken on [...] adds d101a3765ae scanasm.exp (dg-function-on-line): Add pattern for hppa*-*-linux*. adds 0f04bb981de Daily bump. adds c50403680a3 Daily bump. adds 2f5b1cf10ac Test for C++20 p0858 - ConstexprIterator requirements. adds a671e8cb8cf Daily bump. adds b18225a6a8d Daily bump. adds 9086af45312 toir.cc (pop_label): Only queue labels in a vector. adds a80c35cf561 re PR c++/90810 (Different intrinsics behavior on G++ 7.4 a [...] adds dfb5c204a76 Fix ConstexprIterator requirements tests - No constexpr alg [...] adds bb0e2d2799a re PR target/90811 ([nvptx] ptxas error on OpenMP offloaded code) adds 37227150d2c backport: re PR fortran/90744 (Bogus length for character t [...] adds 0a643240ef7 Daily bump. adds cac965a9083 PR c++/90736 - bogus error with alignof. adds 68fcb6c48c0 Daily bump. adds bc447852db9 PR c++/90825 - endless recursion when evaluating sizeof. adds 60a0e54adf2 Daily bump. adds cb771a7783c Fix names of _Lock_policy constants in libstdc++ manual adds 01980fa6780 Use tabs to indent in ChangeLog adds 11441586ef8 PR libstdc++/90252 Check TBB version and ability to link wi [...] adds aaadd96e713 PR libstdc++/90770 fix missing src/debug/Makefile adds 45df071ace6 Fix incorrect __cpp_lib_parallel_algorithm macro definitions adds 3061315a40b Add __cpp_lib_bind_front macro to <version> header adds 16eb07fd34e Fix incorrect DR numbers in libstdc++ manual adds 87355782076 Optimize filesystem::path::parent_path() adds e49b75413aa PR libstdc++/88881 fix filesystem::symlink_status for Windows adds 16af62ebdbf Remove redundant step in experimental::filesystem::path con [...] adds 661fbea42f3 Reduce code instantiated by filesystem::path::_S_convert_loc adds 8f6602c6ca8 Daily bump. adds 114d9136c95 Daily bump. adds 28d9dbf10fb re PR middle-end/64242 (Longjmp expansion incorrect) adds efca85c1c57 Daily bump. adds ab4fb495004 re PR ada/80590 (non-bootstrap build failure of Ada runtime) adds 91756c4abc1 PR libstdc++/90281 Fix string conversions for filesystem::path adds 4649f72c137 mips.c (mips_expand_builtin_insn): Swap the 1st and 3rd ope [...] adds 37bf6eb739b Daily bump. adds a87f6259927 re PR ada/80590 (non-bootstrap build failure of Ada runtime) adds 2182b5528ed backport: re PR fortran/90577 (FAIL: gfortran.dg/lrshift_1. [...] adds 462bde07deb Daily bump. adds 837ecfe7374 Daily bump. adds 72fbe222d48 backport: arith.c (arith_power): Rework overflow of an inte [...] adds 8cb98c28f2c backport: re PR fortran/68544 (ICE trying to pass derived t [...] adds 3beb7802724 backport: re PR fortran/69398 ([OOP] ICE on class with dupl [...] adds ccaf5f7bea4 backport: re PR fortran/69499 ([F03] ICE-on-invalid on comb [...] adds 57cdb4a6705 backport: re PR fortran/77632 ([F08] Pointer initialisation [...] adds b17d5298f5a backport: re PR fortran/86587 (Derived-type with attributes [...] adds 255aa825583 backport: re PR fortran/87907 (ICE in resolve_contained_fnt [...] adds c1088e3e934 Daily bump. adds da03f4f5e82 backport: re PR fortran/89344 (uncaught programmer error: [...] adds 2c5e6cf9cec backport: re PR fortran/90002 (ICE: free_expr0(): Bad expr type) adds ab7b24942d2 backport: re PR fortran/90290 (-std=f2008 should reject non [...] adds 2c1623a9113 PR libstdc++/90920 restore previous checks for empty ranges adds f21857aed5c backport: re PR fortran/90937 (ICE: in gfc_get_symbol_decl, [...] adds 60f3d34d039 Daily bump. adds 4c3fb1973b8 Daily bump. adds b25e2648b4f Daily bump. adds 69490dcd9e8 re PR tree-optimization/90930 (Excessive memory consumption) adds 322deb2391a Daily bump. adds 4e4024c1f12 re PR tree-optimization/90930 (Excessive memory consumption) adds 8abc773747e Fix 64-bit addition in prologue. adds 47fd1a83477 GCN: Wait for exit value to write before exiting. adds fcb73d173bd [ARC] Backport fix PR89838 adds 707d4310d11 Daily bump. adds d1bb76b1f9e Remove support for alternative Solaris 11.4 ld -V output adds 1215a76ab5a Fix sanitizer_common/sanitizer_posix_libcdep.cc compilation [...] adds 7867b61fa3f [PR 90939] Remove outdated assert in ipcp_bits_lattice::meet_with adds e34f32d792f Daily bump. adds c8a25b30c69 PR libstdc++/91012 fixfilesystem_error::what() string adds 0e7ffed96cf PR libstdc++/85494 use rand_s in std::random_device adds 13d140ccd61 Daily bump. adds edbbdf0b8c4 Fix trampoline execution failures on GCN5. adds a7c7481a07e re PR tree-optimization/90949 (null pointer check removed) adds 03b70afb515 backport: re PR c/90760 (ICE on attributes section and alia [...] adds fe8665498dc backport: re PR c++/90950 (OpenMP clause handling rejecting [...] adds f57330c00bd backport: re PR sanitizer/90954 (ICE: combining undefined b [...] adds 11e313784f6 backport: re PR target/90991 (_mm_loadu_ps instrinsic trans [...] adds 0a4024807aa backport: re PR c++/91024 (-Wimplicit-fallthrough is confus [...] adds 5540f7f151e Daily bump. adds ec90f351611 decl.c (set_nonaliased_component_on_array_type): Add missin [...] adds 2fb065a1731 trans.c (mark_visited_r): Set TYPE_SIZES_GIMPLIFIED on the [...] adds 4d3ffbe2044 decl.c (gnat_to_gnu_entity): Beep up comment on SAVED... adds 07cee7b26df Daily bump. adds afbaf207281 Daily bump. adds 9c715fa9052 re PR middle-end/64242 (Longjmp expansion incorrect) adds e2a5555a1eb Daily bump. adds 7b966ac81e0 PR c++/60223 - ICE with T{} in non-deduced context. adds 1e8aa132091 PR c++/90490 - fix decltype issues in noexcept-specifier. adds 43806b822b8 Fix regrename ICE. adds 5196f31fbb8 Daily bump. adds 669c0e314c3 dwarf2out.c (add_scalar_info): Add back refererence to exis [...] adds a3c822eb81a Fix preprocessor checks for Clang builtins adds 7eaccf3e29a PR libstdc++/91067 fix missing exports for filesystem iterators adds beaa6403a1f Daily bump. adds 0fadad4fb84 [MIPS][Testsuite] Specify msa-fmadd.c abis. adds f62121b1cae Backport r272992 adds b098c7983c1 Backport r272993 adds 678cb359490 s-osinte__kfreebsd-gnu.ads (clockid_t): Make type definitio [...] adds c960b2a2464 Daily bump. adds 183b10be037 aarch64: emit .variant_pcs for aarch64_vector_pcs symbol re [...] adds abc1c0ee6f1 Daily bump. adds c2019cdb0b9 Daily bump. adds e3b4dd51006 re PR fortran/91077 (Wrong indexing when using a pointer) adds d542f941ca6 Daily bump. adds 21c034217cf re PR tree-optimization/91108 (Fails to pun through unions) adds c91c43f8239 Daily bump. adds 77135e59cff Daily bump. adds 9c657ecabdb Daily bump. adds 54f3719d6df rs6000: Handle Modula-2 in the traceback table adds 5ee0f4e7d96 backport: sse.md (*andnot<mode>3_bcst): Fix VI/VI48_AVX512VL typo. adds b0293479e53 backport: pr81563.c (dg-final): Check that no registers are [...] adds 7c0493dd825 Daily bump. adds 72bc7720922 re PR rtl-optimization/91136 (incorrect move of instruction [...] adds 9f2cfe108f7 Backport PRs 90369, 90900, 90914, 90972, 90982, 91004, 9106 [...] adds da6e9b0c230 Turn off ipa-ra in builtins test (PR91059) adds 8e6fdcaabe2 Daily bump. adds 7592365493b Daily bump. adds 223d142ccbd backport: re PR rtl-optimization/90756 (g++ ICE in convert_ [...] adds 803fcf21f44 backport: re PR middle-end/78884 ([7/8] ICE when gimplifyin [...] adds 02b466f44c7 backport: re PR c/91149 (GCC 9 and later incorrectly reject [...] adds 152c9293dc1 Daily bump. adds 1afd0973738 Deprecate -frepo on gcc-9 branch (PR c++/91125). adds eecf5f680a3 Daily bump. adds f32b78d0bdb Do not use -Werror in a test that has -frepo warning (PR te [...] adds 69f10e1a2ce Add missing testcase for PR89190 adds 93750effc52 Fix alignment option parser (PR90684) adds 486e0826b41 Daily bump. adds 90519783641 S/390: Fix vector shift count operand adds cccbb4c6b0b pa.c (pa_som_asm_init_sections): Don't force all constant d [...] adds 85a09b8dcb0 Daily bump. adds 7632aabc097 RISC-V: Fix splitter for 32-bit AND on 64-bit target. adds 17c4ac32fba Daily bump. adds 19aeedf7af4 PR c++/82081 - tail call optimization breaks noexcept adds 7a3f46d59e7 PR c++/63149 - wrong auto deduction from braced-init-list adds 760811e5f54 PR c++/85552 - wrong instantiation of dtor for DMI. adds a0385e9b466 PR c++/90098 - partial specialization and class non-type parms. adds 9166fb6fa30 Daily bump. adds 76eeeaa4bb9 Fix folding of vector EQ/NE adds 56544a47e0a Fix -Wreturn-type for static naked functions in C adds 8a7e07abf95 Daily bump. adds 79643baffec Daily bump. adds b956e05c578 [ARC] Backport ix emitting TLS symbols. adds 883e30c4d96 Backport r273660 adds a0cee637a09 [rs6000] Add _mm_blend_epi16 and _mm_blendv_epi8 adds d63bda34335 Daily bump. adds 38a8ddce9b0 backport: re PR libfortran/91030 (Poor performance of I/O - [...] adds d312963104c re PR debug/91231 (ICE in dwarf2out_inline_entry, at dwarf2 [...] adds 01e83a10874 re PR rtl-optimization/91173 (ICE: in int_mode_for_mode, at [...] adds 025df40e592 Daily bump. adds 568b00c6714 backport: re PR tree-optimization/91137 (Wrong code with -O3) adds cb181d837e0 Fixup ChangeLog entry for revision 273754. adds e58ac8a6a27 Daily bump. adds daa31aea304 re PR plugins/90924 (lto-plugin/lto-plugin.c heap memory co [...] adds 29978f368d2 Daily bump. adds 7b9f874f9ad Fix std::midpoint for denormal values adds 7353cd42486 Fix outdated reference to C++17 draft in the docs adds 8852f119e4c Add missing feature test macro to C++17 status table adds 02a1cdae588 Fix preprocessor checks for Clang builtins adds 2f1b34f9ffc Add parens around constraint in <memory>. adds 4f3334246c2 Remove std::byte overloads from <bit> adds e72c873ac05 Change std::ceil2 to be undefined if the result can't be re [...] adds 90889960ba8 Adjust std::rotl, std::rotr etc to match final P0553R4 proposal adds cdcfcb733bf Relocate std::endian from <type_traits> to <bit> adds 996a7c88b45 Define __cpp_lib_endian feature test macro adds 9d54b28366d Daily bump. adds 33d2e300382 Daily bump. adds 79badaf403e Daily bump. adds dfbc2b3667d Daily bump. adds 53e62cf48e3 backport: x86-tune-costs.h (znver2_memcpy): Update. adds c2db11bbb9b backport: i386.c (ix86_option_override_internal): Default P [...] adds ea7e4625c4a backport: i386-common.c: Use PROCESSOR_ZNVER2 scheduler for [...] adds 402b831544c backport: re PR fortran/90786 (ICE on procedure pointer ass [...] adds de61fb689a0 re PR fortran/91296 (ICE when passing complex number %re/%i [...] adds a49eae070c6 Daily bump. adds 8153c366de6 Backport PRs 91126, 91131, 91145, 91162, 91200 adds 9acd8777c4a PR libstdc++/51333 Define recursive_init_error constructor [...] adds 0793403db3e PR libstdc++/91308 fix constraints on unique_ptr assignment adds 061151b45bc Qualify call to prevent ADL adds 20ac9d2b381 Define C11 macros such as FLT_DECIMAL_DIG for C++17 adds b9d801662ed Use standard <float.h> macros in test adds 9e361dc6c1c Daily bump. adds d35a5e72590 [RS6000] PR91135, __linux__ not defined with -mcall-aixdesc [...] adds c327c178f03 backport: re PR tree-optimization/91157 (ICE: verify_gimple [...] adds 1c0ee8716da backport: re PR target/91150 (wrong code with -O -mavx512vb [...] adds 82565b4ed75 backport: re PR middle-end/91216 (OpenMP ICE starting with [...] adds 4d2186971e4 backport: re PR middle-end/91301 (ICE in omp_add_variable o [...] adds 361e71bf2dd backport: re PR c/91192 (non-deterministic ICE on invalid) adds a2e06b0d994 Daily bump. adds 9d72c9e1bc1 backport: [multiple changes] adds baefa04d769 backport: re PR tree-optimization/91280 (ICE in get_constra [...] adds 361be3ccb90 PR c++/91230 - wrong error with __PRETTY_FUNCTION__ and gen [...] adds b5fbe4b03b3 Darwin, ppc, backport build fix. adds 22105fb28b0 darwin, backport fix for objc section switches. adds 679c6492d16 darwin, objc, backport fix for objc header paths adds 926c0c8fb83 darwin, x86, backport fix for missing .p2align. adds bcb176f8384 darwin, backport driver fixes. adds 6575dd24084 backport: PR tree-optimization/90989 - incorrrect strlen re [...] adds 6952bd11778 backport: PR c/90737 - [8/9/10 Regression] inconsistent add [...] adds ad27bccddd3 Daily bump. adds 5d2930ea7a7 Darwin, fixincludes - backport build fixes. adds 7146dba1ff6 Darwin, fixincludes - backport fixes Darwin9/10 math.h issues. adds 3e12a883166 Darwin, ppc, backport test fixes. adds 95c96b8a251 Darwin, ppc, backport test fixes. adds 9535e8591c6 Darwin, ppc, backport build fix for unwinder. adds 9964a11fd3b Darwin, ppc, backport wrong code fix. adds a6e4cd61062 Darwin, ppc, backport fix for codegen in kexts. adds b2ba0fd304f Darwin, ppc, Fix test fails that depend on installed headers. adds 8e28d02d020 Darwin, backport kext codegen fix. adds bd9a0dce18b Darwin, backport codegen fix. adds 72f36fffb4c Darwin, backport fix for PR87030 adds 8750956c7d4 Objective-C, backport fix for recognition of instancetype. adds 656e41a545b Daily bump. adds 92e0a5ca822 Darwin, ppc, backport testsuite fix for pr87600. adds 6f2b8b5a5c7 Darwin, ppc, backport fixes to exclude Darwin from VSX, pow [...] adds 305e10b977e Darwin, X86, backport fix for PR58321. adds e986cbf43dd Darwin, testsuite, backport fix for PR83891 adds 27eb6799718 Darwin, X86, backport testsuite fix for 67958. adds 43e803cbcf5 Darwin, testsuite, backport for for 27221. adds 17cef097cc1 Darwin, X86, backport fixes for 64895. adds 11487843a97 Darwin, X86, backport test fixes. adds 93d7687e693 Darwin, X86, testsuite backport USER_LABEL_PREFIX fixes. adds 26913944c83 Darwin, X86, testsuite, backport matching fixes. adds a4b691a706c Darwin, x86, backport testsuite fix. adds 68c80719add Darwin, X86, backport test fix for pr59874-3. adds c9d3b186297 Darwin, X86, backport fixes for three PIE tests. adds 5a66a005c8d Darwin, x86, testsuite - backport for for pr22076 fail. adds e3ed4177afd Darwin, x86, backport TLS test fixes. adds 5a9638e9fa3 Darwin, X86, backport testsuite fixes for align syntax. adds f0d4ff52fc8 Darwin, testsuite, require alias in a test where it's used. adds 928b22fbcb7 Darwin, X86, backport test adjusts for PR90698. adds 2ee9abad370 Darwin, testsuite, backport fix for cpp0x/alignas4.C adds 81937300649 Darwin, testsuite, backport fix for test using aliases. adds 2a4741c3158 Darwin, testsuite, backport fix for PR65364 adds a8fed943845 Darwin, testsuite, require alias support in a test using it. adds f58ad7a2eb3 Darwin, testsuite, backport fix for darwin-minversion-1,2. adds 8d4735c76cb Darwin, testsuite, backport fix for pr71694. adds ebe1b3d02aa Darwin, ppc, testsuite, backport fix for darwin-bool-1. adds 049c6c4ff86 Darwin, PPC, testsuite, require DFP for two tests using it. adds 04f5aea46f3 Darwin, PPC, testsuite, backport fix for pr71785. adds 83a52fd08c7 Darwin, PPC, testsuite - backport fix for builtins-1. adds 5406f55fb57 Darwin, PPC, testsuite, backport fix for pr80125. adds 504ea2ade6a Darwin, PPC< testsuite - backport fix for powerpc/builtins-2.c adds 653561962e9 Darwin, testsuite - backport fix for cpp/isysroot-1.c. adds 2165bc2dc97 Darwin, PPC, testsuite - backport fix for powerpc/spec-barr-1.c adds 312258b69f4 Darwin, PPC, testsuite - backport fix for safe-indirect-jum [...] adds 9d97d364d66 Darwin, testsuite, backport removal of unused test. adds 7137a9c7cf3 Darwin, PPC, testsuite - backport fix for stabs-attrib-vect [...] adds 937e3317aa8 Darwin, testsuite, backport fix for 91087. adds 38a52f74646 Darwin, PPC, testsuite, backport fix for bmi2-bzhi64-1a.c adds c63d7838df2 Objective-C, NeXT, backport workaround for PR90709 adds 691a9e8841b backport: rs6000.c (rs6000_dbx_register_number): Return the [...] adds b80e6fe7ba8 Daily bump. adds a520fd91c40 backport: re PR fortran/87233 (Constraint C1279 still follo [...] adds 2aeeb52fc48 PR91349, powerpc64*-*-freebsd* defines _GNU_SOURCE adds 41e094840be RISC-V: Promote type correctly for libcalls adds fd2db2c38b8 Ada, backport push -shared-libgcc where needed. adds 0ae5ccfd0bc Ada, Darwin, PPC, backport fix for stack check probes. adds 7df42f137ee Daily bump. adds bd6a87ed214 Daily bump. adds d51ec706e8f Daily bump. adds dbe254e5097 Daily bump. adds 4f3bacbcfb0 * uk.po: Update. adds 8c6e179a702 * zh_TW.po: Update. adds 175890a9831 Daily bump. adds 64ec603fe7f Daily bump. adds 3244e42a520 Daily bump. adds a0c06cc27d2 Update ChangeLog and version files for release adds a8e4a6e0ca5 * BASE-VER: Set to 9.2.1. adds 56067ed5759 backport: [multiple changes] adds 3f92498c3fc PR c++/90538 - multiple expansions of capture packs adds 0b8c2603261 PR c++/91378 - ICE with noexcept and auto return type. adds 6e21f7d2cc1 PR c++/88095, CTAD for literal operator templates per P0732 adds 5c97aa19754 re PR fortran/42546 (ALLOCATED statement typo in the docs a [...] adds a77715d9406 re PR fortran/91359 (logical function X returns .TRUE. - Wa [...] adds 097cc23be32 Daily bump. adds 2a3c1bfcdd4 PR fortran/91414 Improve initialization of PRNG adds 4c98406c521 PR fortran/91414 Correctly fill master_state from os_seed. adds 17adf232a04 backport: re PR fortran/91424 (Extend warnings about DO loops) adds 06b6df92d43 PR libstdc++/90361 add missing macro definition adds 6a2ca0d4316 re PR fortran/87993 (ICE in gfc_constructor_first, at fortr [...] adds 46af5b2e56f re PR fortran/89647 (Host associated procedure unable to be [...] adds 1e43632dbdc backport: re PR fortran/90561 (ICE in gimplify_var_or_parm_ [...] adds b332d1d0547 re PR fortran/88072 (gfortran crashes with an internal comp [...] adds 088f5f1596e backport: re PR fortran/90563 (Out of bounds error when com [...] adds b43c457d463 Daily bump. adds d5c39366b69 re PR fortran/87991 (ICE in gfc_constructor_append_expr, at [...] adds 10e3d230ddb PR c++/91436 fix C++ dialect for std::make_unique fix-it hint adds 1a095ab0a97 backport: re PR c++/90947 (Simple lookup table of array of [...] adds 6ee515d5054 Daily bump. adds bb4446179d6 backport: [multiple changes] adds 857f2fe6222 PR c++/81429 - wrong parsing of constructor with C++11 attribute. adds 9be0b095c9e PR c++/87519 - bogus warning with -Wsign-conversion. adds 8f236cea1dd PR c++/90473 - wrong code with nullptr in default argument. adds 3bc5b51175f PR c++/90884 - stray note with -Wctor-dtor-privacy. adds 05409825873 backport: omp-simd-clone.c (simd_clone_adjust_return_type): [...] adds cc93dc0dc5a Daily bump. adds 78c13f46b3e test_summary: Do not escape "=". adds caf4834ef82 backport: re PR tree-optimization/91109 ([arm] gcc.c-tortur [...] adds 3be44517400 backport: re PR tree-optimization/91109 ([arm] gcc.c-tortur [...] adds ac9ea80f7cd Daily bump. adds 8194d5ae964 PR c++/90393 - ICE with throw in ?: adds 58dbb372c02 re PR fortran/82992 (ICE in create_int_parameter_array, at [...] adds a5d319be20d re PR fortran/78719 ([F03] ICE in gfc_get_symbol_decl, at f [...] adds 69112d45bb7 re PR fortran/78739 (ICE in gfc_get_symbol_decl, at fortran [...] adds e7840406b9b re PR fortran/91471 (f951: internal compiler error: gfc_var [...] adds 26c9027d4cf Daily bump. adds f4acd2b46a1 Darwin, libsanitizer - remove reference to __cxa_rethrow_pr [...] adds 54bb1ff66b6 Daily bump. adds ea75b9638e4 re PR fortran/91485 (Erroneous conflict between variable x [...] adds 88cf851d26f [aarch64] PR target/91386 Use copy_rtx to avoid modifying o [...] adds 5ed3bb68608 Daily bump. adds 70a8c9b950d re PR rtl-optimization/91347 (hppa: wrong code generated wi [...] adds feb2e3cccf4 baseline_symbols.txt: Update. adds 14cbcae81a3 Implement new serial algorithms from Parallelism TS (P0024R2) adds fc628a1a08e Fix markdown in Doxygen comments for std::reduce adds da5c5f7a007 Daily bump. adds 0a8b0a4c6f3 [Darwin, PPC] Fix fail of cpp/assert4.c adds f8d9f32e0cb [Darwin, fixincludes] Backport fix for PR83531 adds f961bcc9f79 Daily bump. adds 4dc192c8feb Daily bump. adds 55581ff1a26 Backport r274502 adds 009fed78258 Backport r274503 adds ecd06a4cc09 Backport r274504 adds e5bd4faa8bb mips.md (mips_get_fcsr, [...]): Use SI machine mode for uns [...] adds fb0c8fb6bcf * zh_CN.po: Update. adds ce42d482126 Fix libstdc++ lstat missing return type for Windows target. adds 736257f74fa PR c++/91521 - wrong error with operator->. adds 551528f7cee Daily bump. adds 67e15d5ac21 Daily bump. adds 3072e764391 re PR target/91533 (abs pattern generates MMX instructions [...] adds 8da62abae6a Daily bump. adds d7131bd5b89 backport: Enable math functions linking with static library [...] adds 3a8eed0fbff Daily bump. adds cf6ebf8218c Daily bump. adds b824853ea60 backport: re PR tree-optimization/90637 (ICE in vect_loop_v [...] adds 44538cdf805 * es.po: Update. adds db2230347d2 Update ABI baselines for x86 and powerpc GNU targets adds 5b1fda991ed Daily bump. adds b72ee9d7f7e re PR tree-optimization/91568 (internal compiler error: in [...] adds 0549ad5e341 baseline_symbols.txt: Update. adds 7532a97151c PR libstdc++/91067 add more missing exports for directory i [...] adds c272916856f Daily bump. adds 8b06ee3c2d6 backport: re PR tree-optimization/90278 (ICE: verify_gimple [...] adds 414c00b7fdd backport: altivec.md (unspec): Delete UNSPEC_DARN... adds dc2b6f50dde backport: re PR target/91481 (POWER9 "DARN" RNG intrinsic p [...] adds 5233accf778 backport: re PR target/91481 (POWER9 "DARN" RNG intrinsic p [...] adds a70b6d06275 re PR fortran/91551 (ICE in sort_actual, at fortran/intrins [...] adds 2d0f1081ec1 re PR fortran/91564 (ICE in gimplify_expr, at gimplify.c:14147) adds cd3f639472e re PR fortran/91565 (ICE in gfc_simplify_reshape, at fortra [...] adds e8a8414cc35 Daily bump. adds 1fef602810b re PR fortran/91587 (ICE in gfc_resolve_filepos, at fortran [...] adds 4574bbc072b [c-family] Backport fix for PCH / PR61250. adds 607535aae74 * es.po: Update. adds ab4b40c38d6 Daily bump. adds 2c57172ec93 re PR target/91472 (gmp testsuite segfaults with gcc-8 and [...] adds 06de36ba95a PR c++/91129 - wrong error with binary op in template argument. adds f8bbd3810b2 Daily bump. adds 6e690485d5a Update Solaris baselines for GCC 9.3 adds 8a1e1c00c95 Backport r275291 adds 1448cf4c4ee Backport r275292 adds 7a62100980c Update libstdc++ docs for library version bumps adds a1a97382461 re PR fortran/91552 (ICE with valid array constructor) adds 4ff5893eae0 Daily bump. adds 925e219e72f re PR tree-optimization/91597 (GCC miscompiles a branch dep [...] adds aa90fd568cc Daily bump. adds 7204c71263a [AArch64] Fix PR81800 adds 5fd85b2bd98 Daily bump. adds b3ec4913dbb re PR fortran/91660 (Missing error on invalid type declaration) adds 4d077d4469f backport: re PR fortran/91496 (!GCC$ directives error if mi [...] adds aab620b97c8 Daily bump. adds df9679c70fa Daily bump. adds f23797e3829 re PR fortran/91589 (ICE in gfc_conv_component_ref, at fort [...] adds e205cd87489 Daily bump. adds 33ccf76972c Daily bump. adds a3d5f4e2090 re PR target/91704 ([X86] Codegen for _mm256_cmpgt_epi8 is [...] adds 3100d074f3c re PR target/87853 (_mm_cmpgt_epi8 broken with -funsigned-char) adds cf33425f64d Update docs for p858 - Constexpr iterator changes available [...] adds c0bc2fa412c Daily bump. adds da85ce4c0d0 go/internal/gccgoimporter: support embedded field in pointer loop adds 25130d4dfd2 re PR go/91621 (libgo/mksysinfo.sh: please avoid test ==) adds b66c82990a6 PR c++/91705 - constexpr evaluation rejects ++/-- on floats. adds 5334438e67b Daily bump. adds dd8c82e8565 re PR rtl-optimization/89795 (wrong code with -O2 -fno-dce [...] adds 14c154f9534 Fix Xmethod for shared_ptr::use_count() adds ce583e0ad68 Daily bump. adds 506bcbef00a PR libstdc++/91748 fix std::for_each_n for random access iterators adds 6217eac02b2 Daily bump. adds 3493ca0d953 Daily bump. adds ef31f2b7e0d re PR fortran/91642 (ICE: Bad IO basetype (transfer_expr, a [...] adds bae31807f51 re PR fortran/91566 (ICE in gfc_constructor_copy, at fortra [...] adds f97453cb202 re PR fortran/91553 (ICE in gfc_real2complex, at fortran/ar [...] adds 9b710883735 Daily bump. adds 121cc969e61 backport: re PR fortran/91557 (Bogus warning about unused d [...] adds 7fd2af6d970 Daily bump. adds d9d6e1add57 Daily bump. adds f15b8c082c2 Daily bump. adds 066ef19d5d9 backport: re PR fortran/91550 (ICE in do_subscript, at fort [...] adds c2be2c04140 Daily bump. adds 51d0da2fde5 RISC-V: Fix bad insn splits with paradoxical subregs. adds d1a7e5b09ab re PR fortran/91727 (ICE in conformable_arrays, at fortran/ [...] adds 3394b7520f9 Daily bump. adds 905277d746c re PR target/91269 (unaligned floating-point register with [...] adds a2eb0d21717 RISC-V: Fix more splitters accidentally calling gen_reg_rtx. adds 84a05cb50fe re PR rtl-optimization/88751 (Performance regression reload [...] adds 38500848707 pa.c (pa_trampoline_init): Remove spurious extended character. adds bb5c6ac3057 Daily bump. adds 698624cd253 backport: re PR fortran/91588 (ICE in check_inquiry, at for [...] adds e51a41e5067 Daily bump. adds a387a60d132 [Darwin, opts processing] Fix missing RejectNegative etc. adds 721fce03953 Daily bump. adds 2e1e7ad18e1 xtensa: backport fix for PR target/90922 adds 792844ba988 trans.c (Attribute_to_gnu): Test Can_Use_Internal_Rep on th [...] adds 5a49193de49 Daily bump. adds 4905c07ab01 Daily bump. adds 28e0d7f15c5 [arm] Fix use of CRC32 intrinsics with Armv8-a and hard-float adds 0b80f7e7c2d Daily bump. adds b15817b5e47 Daily bump. adds 014663c56c0 Daily bump. adds 7f3471d2048 backport: re PR target/80672 (gcc/config/sh/sh.c:716: prefe [...] adds 534d9c823c1 backport: re PR target/86805 (sh port needs updating for CV [...] adds cc205a58e93 PR c++/91923 - failure-to-SFINAE with class type NTTP in C++17. adds c627c7511bf Daily bump. adds 1bbc9c12806 Daily bump. adds 6cffaf61bac * es.po: Update. adds 7f8b9d0134e Daily bump. adds 8ab88e8eb69 driver: Also prune joined switches with negation adds 1144493ff56 [AArch64] Don't split 64-bit constant stores to volatile location adds 101400d33c4 backport: re PR c++/88562 (Incorrect pointer incrementing on SH4) adds 7c4b35823f7 re PR fortran/91641 (ICE in gfc_conv_is_contiguous_expr, at [...] adds f934bfb4166 re PR fortran/91714 (Accepts type statement without delimit [...] adds 2d280a1cfd0 backport: re PR fortran/91802 (ICE in mio_name_expr_t, at f [...] adds a68dbdc9d92 [multiple changes] adds 69e83e50177 Daily bump. adds 091421018c0 backport: re PR fortran/91716 (ICE in output_constant, at v [...] adds 251de2cc07c Daily bump. adds 3d583f47b7e Daily bump. adds b753d85d205 Backprot fix for uninitialised use in mips_split_move adds aeee85cef51 Backport fix for PR target/91769 adds 6c59051d848 Daily bump. adds 4e58c9a2c75 re PR fortran/91785 (ICE in check_assumed_size_reference, a [...] adds aaeb2de7821 re PR fortran/91942 (ICE in match_vtag, at fortran/io.c:1485) adds 40d2b0af815 Backport fix for PR jit/91928 adds af7096d694a re PR fortran/47054 (Compilation error when cray pointers a [...] adds 82f6a2872fb Daily bump. adds 5d584583e25 Daily bump. adds eb9379e2ce6 backport: re PR target/91275 (__builtin_crypto_vpmsumd give [...] adds c5b2ab5b80c backport: re PR fortran/84487 (Large rodate section increas [...] adds cec06322ce0 Daily bump. adds b3416a9a625 PR c++/91740 - ICE with constexpr call and ?: in ARRAY_REF. adds 1cc19198e67 Daily bump. adds e730a1dcafa Daily bump. adds ac017398dc6 S/390: Add support for z15 as CPU name. adds 26c8923aab1 backport: re PR target/88630 (Incorrect float negating toge [...] adds 082b25fb77f re PR target/92022 (ICE in alpha_handle_trap_shadows, at co [...] adds 7c2031db034 re PR fortran/91801 (ICE in gfc_simplify_reshape, at fortra [...] adds cb16c175bb9 Daily bump. adds 4c675f6df45 decl.c (annotate_value): Really test the sign of the value [...] adds 10532b8acc8 * fi.po: Update. adds 2a5edf21705 re PR fortran/91649 (ICE in gfc_resolve_findloc, at fortran [...] adds a0368cad1d5 re PR fortran/91715 (ICE in resolve_fntype, at fortran/reso [...] adds 47c5cac3e64 Daily bump. adds 72c1a8216d2 re PR ada/91995 (gnat miscompilation and bootstrap failure [...] adds f0e39057b68 lib2funcs.S (__gcc_plt_call): Load branch target to %r21. adds 6f3b5c4d459 pa.c (pa_output_call): Load descriptor address to register %r22. adds 9fe3fc5d562 Daily bump. adds 711cd9cea27 Daily bump. adds e504cd9a4f4 backport: rs6000-builtin.def: (LVSL... adds cecc781c19a Daily bump. adds 68397a8ff9d fptr.c (_dl_read_access_allowed): Change argument to unsigned int. adds 80f606b1f35 Daily bump. adds c7f4da9f30b Backport PRs 91606, 91772, 91790, 91812, 91968 adds 3fb05f2ad33 [Darwin, specs] Backport fixes for driver handling of PIE options. adds 4513e4dd3c3 [Darwin] Pick up SDKROOT as the sysroot fallback. adds 1d0b59fa1f2 Daily bump. adds 949e5c7be1f backport: re PR testsuite/92093 (New test case gcc.target/p [...] adds 07136dbc062 re PR fortran/83113 (Bogus "duplicate allocatable attribute [...] adds aef38279441 [arm] PR target/89400 fix thumb1 unaligned access expansion adds f1c20217340 pa.c (pa_output_indirect_call): Fix typos in last change. adds 2de95dfec04 Daily bump. adds 18ab02dc313 [Darwin] Update machopic_legitimize_pic_address. adds 5b236c54741 [Darwin] Amend section for constants with relocations. adds 473237d3ca7 avr-mmcu.texi: Re-generate because config/avr/avr-devices.c [...] adds 3c6c71fcdaf backport: re PR target/86040 ([avr]: RAMPZ is not always cl [...] adds 412f7637d16 Fortran] PR91586 Fix ICE on invalid code with CLASS adds 11aa1d02287 re PR fortran/69455 ([F08] Assembler error(s) when using in [...] adds 4f8bfc8eeff Daily bump. adds d0175ab0afa Daily bump. adds b1a1f2b34c7 Daily bump. adds 68a88d9a648 backport: quadmath.h (M_Eq, [...]): Use two more decimal places. adds e79fcceb961 backport: re PR c/91401 (schedule + dist_schedule clauses r [...] adds 56131f53b9b backport: re PR go/91617 (Many go test case failures after [...] adds d8681a0f44e backport: re PR lto/91572 (lto1: error: type variant has di [...] adds 4ae11c8ecb1 backport: re PR middle-end/91623 (-msse4.1 -O3 segfault in [...] adds 93405bb7d4f backport: re PR tree-optimization/91632 (Probably wrong cod [...] adds 3ddfd778d51 backport: re PR middle-end/91001 (internal compiler error: [...] adds 31759d6e526 backport: re PR tree-optimization/91665 (ICE in build_vecto [...] adds 75a07394b13 backport: re PR tree-optimization/91723 (builtin fma is not [...] adds 3f1c4be2b6a backport: re PR rtl-optimization/89435 (wrong code with -O1 [...] adds 5737654316b backport: re PR middle-end/91920 (ggc 9.2.0 failing openmp [...] adds 2ef0748daa2 backport: re PR c++/88203 (assert does not compile with Ope [...] adds b4476ac6ccb backport: re PR bootstrap/90543 (Build failure on MINGW for [...] adds 2990eccb24c backport: re PR c++/91925 (-fpack-struct causes a decltype [...] adds ff470de3cee backport: re PR c++/91974 (function not sequenced before fu [...] adds 12f707007c4 backport: re PR tree-optimization/91734 (gcc skip an if sta [...] adds b86880388b9 backport: re PR fortran/87752 (ICE in omp_add_variable, at [...] adds 71ff84826d6 backport: re PR tree-optimization/92056 (ice in expr_object [...] adds 2d39687a292 Daily bump. adds d986a595586 PR c++/92106 - ICE with structured bindings and -Wreturn-lo [...] adds 7aec4a8d7d4 PR c++/92062 - ODR-use ignored for static member of class t [...] adds d5cfbd6e825 re PR fortran/92174 (runtime error: index 15 out of bounds [...] adds 3cc49cb587c Daily bump. adds 0ce10ed63cd backport: re PR debug/91887 (-fdebug-types-section ICE buil [...] adds dd54e573063 re PR tree-optimization/92131 (incorrect assumption that (a [...] adds aee63014ab3 Backport r276141 adds 5bd08e79df8 Backport r276178 adds f81de8afe72 backport: config.gcc: Move -L usage from LINK_OS_EXTRA_SPEC [...] adds cb59b91d347 Daily bump. adds de5a2a19239 PR libstdc++/92059 fix several bugs in tr2::dynamic_bitset adds 2cd084d8645 P1651R0 bind_front should not unwrap reference_wrapper adds 38cb5876a28 Fix array index error in address_v6 comparisons adds a8b705aa434 Include netinet/in.h in include/experimental/internet adds b53e76509f9 PR libstdc++/91456 make INVOKE<R> work with uncopyable prvalues adds 05c4872b3b0 Update URL for Hoard in libstdc++ docs adds f54588f6208 Update URL for CUJ article in libstdc++ docs adds 5634905ded6 Add makefile target to update HTML files in source tree adds b2f56dd541c Fix testsuite bugs adds 20bce52d369 Fix more tests that fail in C++2a mode adds f37b9e32f74 PR libstdc++/92143 adjust for OS X aligned_alloc behaviour adds 8fa40f2cc36 Do not declare std::uses_allocator before C++11 adds f061d690d8e PR libstdc++/89164 enforce constraints for uninitialized algos adds 7e6c09c180a Fix indentation in testsuite utility header adds 4f03a8f0111 Fix tests that fail with -std=gnu++98 or -std=gnu++11 adds 1b120c61b65 Fix more failing tests for C++98 mode adds e970705b48e PR libstdc++/61761 fix std::proj for targets without C99 cproj adds 14fe05d883b PR libstdc++/90682 allow set_terminate(0) and set_unexpected(0) adds dac3f1132b1 [Darwin, PPC] Check for out of range asm values. adds 08cdccdb1cb [arm] Backport -- Fix multilibs for Armv7-R adds 6fd00cdf1ce * decl.c (reshape_init_r): Add missing space. adds 6ae933c7611 Daily bump. adds e8c432208c4 Backport ggc_trim Backport from mainline adds 3a3087860f9 free summary vectors. adds 9dace56f5f4 [arm][PR88167] Fix __builtin_return_address returns invalid [...] adds f36defc3f32 compiler: don't inline integer expressions with named types adds 4f8ee9b60e0 Daily bump. adds a6c9210f76f Avoid gimple body modifications while streaming. adds a90af601e70 re PR c++/85254 (boost::is_final does not work for template types) adds e29929cc5ab Daily bump. adds 8e17092569b backport: re PR fortran/86248 (LEN_TRIM in specification ex [...] adds 5f3b4ef9d55 [Darwin, machopic] Preparatory patches. adds 87b32c6f409 [Darwin, machopic] Fix for 67183 adds 44d4b916436 [Darwin, PPC] Fix PR 65342. adds 3c99746820d Daily bump. adds 25eaaa61818 Fortran] PR91863 - fix call to bind(C) with array descriptor adds f72e4f06ed9 [rs6000] PR70010, avoid no-vsx function to be inlined to vs [...] adds 53663374619 baseline_symbols.txt: Update. adds 5a71e1eb81c Move jump threading before reload adds 37b50a8a367 re PR target/92225 (ice in gen_smaxv2di3, at config/i386/ss [...] adds 0dee971833b backport: re PR target/70010 (powerpc: -flto forgets 'no-vs [...] adds 160f1001bb3 re PR fortran/91926 (assumed rank optional) adds 9c872d33137 Daily bump. adds 9149decc3e9 re PR c++/92201 (ICE: ‘verify_gimple’ failed with -std=c++2a) adds f26b1e14a6c Daily bump. adds e445df93aea Avoid '-Wmaybe-uninitialized' diagnostic in 'gcc/dwarf2out.c' adds 9ac60f77d2f [LIBPHOBOS] Fix multi-lib RUNTESTFLAGS handling adds 77b90e2fecd Backport fix for PR89245 adds 728b08c0fc3 [Darwin] Use of symbol stubs should depend on the linker in use. adds 3e57fa74b1e [Darwin] The need for FDE symbols is dependent on linker us [...] adds df5e162b4bb [Darwin, PPC] Move the out of line register save/restore to [...] adds 77908128e48 [Darwin, PPC] Move the out of line register save/restore to [...] adds bad51126825 [Darwin] Some TLC for older Darwin versions. adds 0811bd22554 [Darwin] Fix Objective-C NeXT ABI version check diagnostics. adds 2aebeccbeb3 [Darwin, machopic] Back out part of PR71767 fix. adds 155de58689f [testsuite] Make the Wnonnull test independent of system headers. adds 9e21e650da2 Daily bump. adds 1afcbbe102a Daily bump. adds e16cf252626 backport: pa.h (MAX_PCREL17F_OFFSET): Adjust. adds 4ce50f89f3a backport: pa.c (pa_output_call): Remove 64-bit sibcall sequence. adds 8f6a67a361d Daily bump. adds 259019616ff Daily bump. adds 3e40a2cfaab Daily bump. adds 525c4e8d3ae Backport Fortran BIND(C) fixes adds f52b17ba5d0 Fortran] PR 92208 don't use function-result dummy variable [...] adds 8f97367f1bd [objective-c/c++, testsuite] Fix stubify tests for -fnext-runtime. adds 67bad4507fa Daily bump. adds 42b414a54bc PR 92208 + PR 92277 – GCC 9 follow-up fix adds 05a649bbef4 IBM Z: Use tree_fits_uhwi_p in vector_alignment hook adds 21deaf29442 IBM Z: Fix testsuite useable_hw check adds 7c182499255 IBM Z: gen-vect-11/32: Set min-vect-loop-bound param back t [...] adds 53fe1c6da33 IBM Z: gen-vect-26/28: Vectorizing without peeling is ok for Z adds 738aa869a1b backport for PR91289 adds 12baeae36da backport "rs6000: Implement [u]avg<mode>3_ceil" adds 814e123e96c Daily bump. adds f06b51b0e29 S/390: Fix failing RTL check in s390_canonicalize_comparison adds 1d464cadc96 Daily bump. adds f2b3f321969 Daily bump. adds 19bb3f77acd Fortran] PR91253 fix continuation-line handling with -pre_include adds 6bf29908423 re PR target/92095 (internal error with -O1 -mcpu=niagara2 -fPIE) adds 92b5b838495 overflow-1.c: Add -fno-pie to the options. adds 9d4f74f3c3a backport: re PR c++/92015 (internal compiler error: in cxx_ [...] adds ce9568e9e9c backport: re PR sanitizer/92154 (new glibc breaks arm boots [...] adds 6bf274fc77b backport: re PR tree-optimization/85887 (Missing DW_TAG_lex [...] adds 3030fe1ca87 backport: locales.c (iso_3166): Add missing comma after "Un [...] adds 357a65e1ce9 backport: install.texi (--enable-offload-targets): Fix up a [...] adds 8af68eba761 backport: re PR c++/90947 (Simple lookup table of array of [...] adds 66339b29714 backport: re PR middle-end/92231 (ICE in gimple_fold_stmt_t [...] adds 299a554aa4a backport: re PR preprocessor/92296 (internal compiler error [...] adds 1f3b59d4c6e backport: re PR c++/92343 ([[likely]]/[[unlikely]] prevent [...] adds 05b77d39e26 re PR middle-end/92384 (Empty class instances have differen [...] adds 4d304b7d1b2 PR c++/90998 - ICE with copy elision in init by ctor and -W [...] adds 46b26ef82ab Daily bump. adds 83c8f96b323 backport: pa.md (memory_barrier): Revise to use ldcw barriers. adds 49d1c20b3c0 Daily bump. adds 8f2283291e9 Commit symbol for external BLAS routine when translating MA [...] adds df6a2bb4573 Put vtab into RO section, same for __def_init if it contain [...] adds 758914048df Daily bump. adds 548fe28fbe8 [build] Properly track GCC language configure fragments adds c14d05e62f8 Assert 'offset2' instead of 'offset' in 'gcc/gimplify.c:gim [...] adds d10e434168f [PR87833] x86: Put -fPIC and -shared the last to create off [...] adds 949b1f43b4a backport: re PR tree-optimization/90930 (Excessive memory c [...] adds 93265a71b63 Daily bump. adds fb3bf22d2cd Daily bump. adds 46a6d3cad7d c-ada-spec.c (get_underlying_decl): Do not look through typedefs. adds c078a83217e PR fortran/92470 Fixes for CFI_address adds b8449384f33 Sanitize the constant argument for rotr<mode>3 adds 39ef2bb26b0 Daily bump. adds 8afd44a8999 Fix gfortran.dg/ISO_Fortran_binding_17.c using rel. #include adds 48cb09679f1 Backport r278210 adds fc2d906f47d [ARC] Backport from mainline r278056,r278057 adds bb2d60189cf Daily bump. adds 50a969f1713 Free dominance info at the beginning of pass_jump_after_combine adds 74c27c3c33f Daily bump. adds 8d6905de014 Daily bump. adds dbbbe55ecd4 linux-atomic.c (__kernel_cmpxchg): Change argument 1 to vol [...] adds 3beea0c0cb7 Daily bump. adds f79b23b5576 AArch64: Correct HWCAP for fp16fml adds 02955765b7f backport: rs6000.md (rs6000_set_fpscr_drn): Use ULL on big [...] adds 07151e4af36 Daily bump. adds 6c7d93c58a8 * doc/invoke.texi (-gno-internal-reset-location-views): Fix typo. adds a7b2d1b348e re PR middle-end/91450 (__builtin_mul_overflow(A,B,R) wrong [...] adds e962b8f3643 Daily bump. adds 9269f9603ae backport: re PR c++/92504 (ICE on gcc-9 -fopenmp: internal [...] adds 4251fa113d8 re PR c/90898 (ICE in insert_clobber_before_stack_restore, [...] adds a52713cbf0d re PR target/90867 (Multiplication or typecast of integer a [...] adds 369a103aa96 re PR middle-end/90840 (ICE in simplify_subreg, at simplify [...] adds 38527cf5954 re PR c++/90767 (jumbled error message with this and const) adds 999904b2b29 Document -Wc11-c2x-compat. adds 40f600848fc re PR middle-end/90796 (GCC: O2 vs O3 output differs on sim [...] adds 8ea83ef1ef1 Backport fix for PR92090. adds 17192e31d08 Daily bump. adds 0351a08f178 revert: re PR tree-optimization/91790 (ICE: verify_ssa fail [...] adds ca124a1deec re PR tree-optimization/91355 (optimized code does not call [...] adds efe923e672a Daily bump. adds a84ffd9675c PR libstdc++/92267 fix ABI change in deque iterators adds 6b082a863dc Daily bump. adds f5b57bbf7f6 Daily bump. adds acb917ea849 Daily bump. adds 09020f7a38f re PR ada/92575 (couple of suspicious assignments in expect.c) adds 353ba0cdeab re PR ada/92362 (double elaboration of expression in Addres [...] adds f87738fca61 Fortran] PR 92050 - fix ICE with -fcheck=all adds f61f7b69491 Fix EOF handling for arrays. adds 1d6045e1774 Daily bump. adds 5b1a33584cf backport: re PR libfortran/92100 (Formatted stream IO irrep [...] adds d91c3fdb69f Daily bump. adds de819c7eb26 backport: re PR tree-optimization/92222 (ice in useless_typ [...] adds cef5d743cd8 Daily bump. adds 3da8ae40a08 Daily bump. adds d6ffddab11c re PR ada/92489 (internal error on Invalid_Value Attribute [...] adds 8ec615ce210 Fix testcase - was missing -fopenacc adds a9e150ae95e backport: re PR fortran/92629 (internal compiler error: in [...] adds 9f2cd8b16f4 Daily bump. adds a78fb9e7141 backport: re PR fortran/91783 (ICE in gfc_dep_resolver, at [...] adds 49947e9ee5c Daily bump. adds 036ffad65d1 Daily bump. adds 417111c7541 [rs6000]Fix PR92098 by backporting vec_cmp and vcond_mask s [...] adds 518db23288a Daily bump. adds 0684d637881 Fix bugs relating to flexibly-sized objects in nios2 backend. adds 10ab67a6bb2 Daily bump. adds e0d96e9bdb9 Daily bump. adds 2ffdbc52b6b Daily bump. adds 76740e6586e Daily bump. adds 282d6eaca4a Daily bump. adds 56588b1de5d Daily bump. adds 591185df09c libstdc++: fix buffer overflow in path::operator+= (PR92853) adds 53480381867 tree.c (build_array_type_1): Add SET_CANONICAL parameter an [...] adds 92df45de275 Daily bump. adds fdfcc35d8a2 [PATCH] Fix PR91790 by considering different first_stmt_inf [...] adds 8a0fd542b7e Daily bump. adds 2f2585ed258 Restore enable_if lost during original import of pstl adds a317399178d libgomp – spelling fixes, incl. omp_lib.h.in adds 5765ed7aaa5 PR libstdc++/91786 fix compilation error with Clang adds 0a0a04b446d libstdc++: Fix whitepace in changelog adds d2174a85542 [OpenACC, libgomp] Initialize 'dynamic_refcount' whenever w [...] adds 4ee5bc8d527 re PR fortran/92897 ([Coarray] ICE in gfc_set_array_spec, a [...] adds a747ba6c362 Daily bump. adds 555e4a05395 [ARC] Enable using DCMPF for hard float comparisons (backports) adds 70e28f6c4a4 backport: re PR fortran/92898 (ICE in gfc_check_is_contiguo [...] adds 2d61a97d28a Daily bump. adds 549ab4bd546 PR c++/92150 - partial specialization with class NTTP. adds d69f32911ef PR c++/92446 - deduction of class NTTP. adds 20de63acca4 PR c++/92859 - ADL and bit-field. adds 08522132664 PR c++/57082 - new X{} and private destructor. adds 71e6ff2c908 Daily bump. adds 378c73e9eaa Daily bump. adds 5368e50a4ce Daily bump. adds fb22722dc3b Daily bump. adds 37950cdce00 Fix PR92950: Wrong code emitted for movv1qi adds bcac6a53060 Daily bump. adds 97027f6148f Daily bump. adds 30e2de89220 backport: re PR target/92545 (avr: support ATmega devices f [...] adds d4ba80d1530 Daily bump. adds 944838ac15d modulo-sched: backport PR92591 fix from mainline adds 79fd3ecf191 Backport: rename tests to reference the correct PR adds 26f920e0d31 backport: re PR c++/90842 (ICE in poplevel, at cp/decl.c:585) adds 275bc23e71b backport: re PR c/90677 (gcc-9.1.0 fails to build __gcc_dia [...] adds 03830a6fbdf backport: re PR inline-asm/92615 (ICE in extract_insn) adds 3981df84e90 backport: re PR tree-optimization/92644 (ICE in wide_int_to [...] adds 75003cdd23c backport: re PR sanitizer/92154 (new glibc breaks arm boots [...] adds cfd17534ab9 backport: re PR c++/61414 (enum class bitfield size-checkin [...] adds 04b2ff5f756 backport: re PR c++/92648 (Handling of unknown attributes) adds 92059b60e67 backport: re PR debug/92664 (Wrong .debug_line section info [...] adds f62d72ac704 backport: re PR c++/92524 (ICE in short program with conste [...] adds 70d8957fdc8 backport: re PR fortran/91944 (ICE in gfc_conv_array_initia [...] adds e3edafbca9f backport: re PR c++/92695 (P1064R0 - virtual constexpr fail [...] adds 87b153d0c67 backport: re PR c++/60228 (ICE using lambda in #pragma omp [...] adds d9c7be4ce3b backport: re PR c++/92695 (P1064R0 - virtual constexpr fail [...] adds ae1b211b581 backport: re PR c++/92695 (P1064R0 - virtual constexpr fail [...] adds d4a646993d1 backport: re PR c++/92732 (Bit-field of scoped enumeration [...] adds 4833bc15228 re PR fortran/92756 (ICE in lower_omp, at omp-low.c:12988) adds ec2894778c5 backport: re PR fortran/92781 (ICE in convert_nonlocal_refe [...] adds bbd83540e01 backport: re PR fortran/92775 (Incorrect expression in DW_A [...] adds e8b31b23893 backport: PR c++/92831 - CWG 1299, not extending temporary [...] adds 86a5b74ed42 backport: re PR target/92723 (ICE in expand_shift_1, at exp [...] adds a4606f7f03a backport: re PR fortran/92899 ([OpenMP] ICE in gfc_trans_om [...] adds 0cd94661562 backport: re PR target/92904 (varargs for __int128 is place [...] adds 6a6bf672cde backport: re PR tree-optimization/92930 (GCC incorrectly op [...] adds 0d2440755ce backport: re PR ipa/92357 (ICE in IPA pass fnsummary in ope [...] adds a0d677eac51 backport: re PR fortran/92977 (ICE in gfc_trans_omp_atomic, [...] adds 39f5d29e78b Daily bump. adds 9c7b124504f re PR fortran/92753 (ICE in gfc_trans_call, at fortran/tran [...] adds 2cbeb96ebca Daily bump. adds 3aa0d80870b Daily bump. adds 39c83f55a63 Daily bump. adds 47e35d17d36 Daily bump. adds 286b9428fed [Darwin, PPC] Use Darwin9 bundle header for Rosetta builds. adds 0de6397130f Daily bump. adds e7743083878 Daily bump. adds db409b72645 Daily bump. adds 2d6a0f476ee Daily bump. adds 2885d75b328 Daily bump. adds 2f25907603e Catch division by zero errors in array sizes. adds 819855f2df3 backport: re PR fortran/92961 (ICE in gfc_zero_size_array, [...] adds ebdbb26ae54 * fi.po: Update. adds a220243a407 Daily bump. adds f7c28c368e6 Daily bump. adds 220a86ec865 backport: re PR libgomp/93066 (libgomp/target.c:525:46: err [...] adds 8caf6193322 re PR target/93111 (FAIL: gfortran.fortran-torture/compile/ [...] adds 76787ebbff2 re PR target/67834 (Local references inside comdat groups) adds 9717b8313db Daily bump. adds 373a47c9039 re PR c/90677 (gcc-9.1.0 fails to build __gcc_diag__ souce: [...] adds ca2ebbca465 Daily bump. adds 21d48304f53 Daily bump. adds 2f2fd9105e7 Daily bump. adds 0509102277e Daily bump. adds 163dbe3bd6b pa.md: Revert change to use ordered_comparison_operator ins [...] adds f082e6f5e14 Daily bump. adds 2db255c38d9 [testsuite, Darwin] Fix failing darwin-version-1.c. adds ff95e3d4e8b Daily bump. adds ae0b4a0a1c0 compiler: fix loopdepth tracking in array slicing expressio [...] adds e3da34115b5 backport: Add -nodevicespecs option for avr. adds 97173f7e2d9 libstdc++: Fix error handling in filesystem::remove_all (PR93201) adds 65d804ebcbf Daily bump. adds 7fa5c31cac4 Backport r279306 adds 1ec66f8b7a6 libstdc++: Define memory resource key functions non-inline [...] adds be469640a18 Daily bump. adds 9a8610a5f09 Fortran] PR84135 fix merging dimension into codimension array spec adds 0e7ba3faa51 backport: arm: fix v[78]-r multilibs when configured with - [...] adds 2108fc2b90a backport: arm: Fix rmprofile multilibs when architecture in [...] adds b04e6eafd88 IPA-CP: Remove bogus static keyword (PR 92971) adds 4b9ea6845f2 Daily bump. adds 45917f7d4dc Daily bump. adds 6abd781f44a Update gcc_release to mainline version. adds c6f60a62b0b libstdc++: Fix documentation claiming to refer to mainline adds 5b6c6080191 Fix libdecnumber handling of non-canonical BID significands [...] adds 6cb662745d3 Build filesystem library with large file support adds 2638a44bbe4 Fix handling of overflow in C casts in integer constant exp [...] adds 3401a3b7ba8 Daily bump. adds b849001991c IPA: Avoid segfault in devirtualization_time_bonus (PR 93223) adds 14f4825e49c Daily bump. adds 49e76760a29 PR target/93254 - -msse generates sse2 instructions adds 7cc6b679a0d Fix setting of DECL_CONTEXT in pushdecl (PR c/93072). adds 0bb3f83fdc4 Daily bump. adds 26b2838fc9b Daily bump. adds f158d9197de Fortran: PR93263 -fno-automatic and RECURSIVE adds 5c7938eb3f1 PR c++/93286 - ICE with __is_constructible and variadic template. adds 3815f211649 PR c++/92531 - ICE with noexcept(lambda). adds 41fd95e6dbd Daily bump. adds 99b63670926 Daily bump. adds cee5d51cef7 Daily bump. adds fd5b5c275dc Clean up references to Subversion in documentation sources. adds ce91f0f189e Backport f48c6014133c8989702458f9082e34ba6dd326d4 adds 20e9d785434 PR middle-end/93246 - missing alias subsets adds 42066149461 [PATCH] PR Fortran/93263 Correct test case adds 9e9f9bf428f Update GCC zh_TW.po. adds 00cae906a9c Daily bump. adds 3384aa7af4c PR c++/91476 - anon-namespace reference temp clash between TUs. adds ae403e0d4e0 Bug 93234 - INQUIRE on pre-assigned files of ROUND and SIGN [...] adds 58735237fcd Daily bump. adds a11e92c4e7f Fix ICE with cast of division by zero (PR c/93348). adds beee53d59e3 re PR c++/92992 (Side-effects dropped when decltype(nullptr [...] adds dbc84c8b7f7 re PR c++/92438 (Function declaration parsed incorrectly wi [...] adds 26e1a1c66f2 re PR libgomp/93065 (libgomp: destructor missing to delete [...] adds 7bf1518f84d re PR ipa/93087 (Bogus `-Wsuggest-attribute=cold` on functi [...] adds 75cdf669074 re PR rtl-optimization/93088 (Compile time hog on gcc/tests [...] adds 5e94f77146e re PR inline-asm/93202 ([RISCV] ICE when using inline asm ' [...] adds 13e141515f5 re PR libgomp/93219 (unused return value in affinity-fmt.c) adds a5ce64f7d50 i386: Fix wrong-code x86 issue with avx512{f,vl} fma PR93009 adds 514314b7310 c++: Fix deprecated attribute handling on templates (PR c++/93228) adds 1abe8d45b71 powerpc: Fix ICE with fp conditional move (PR target/93073) adds 51faa475c91 riscv: Fix up riscv_rtx_costs for RTL checking (PR target/93333) adds 39d602ba468 openmp: Teach omp_code_to_statement about rest of OpenMP st [...] adds 18cfaa4217f openmp: Fix up !$omp target parallel handling adds d1c29dc8a3b i386: Fix up -fdollars-in-identifiers with identifiers star [...] adds b6c79134021 aarch64: Fix aarch64_expand_subvti constant handling [PR93335] adds f4a36c5017f Cherry-pick 15 bugfixes from mainline adds 6dd69b78671 Daily bump. adds 5fbc1752347 Daily bump. adds 461c01b2d94 libstdc++: Fix recent documentation changes adds e2bcf65feea libstdc++: Simplify makefile rule for largefile-config.h (PR91947) adds a4b7cf58658 c++: Unshare expressions from constexpr cache. adds 7058d1744c6 Daily bump. adds 393df7be49d Daily bump. adds bf15829bf64 testsuite: xfail gcc.target/i386/pr91298-?.c on Solaris/x86 [...] adds 568968edb0c Daily bump. adds a708cb25d92 [AArch64] Fix shrinkwrapping interactions with atomics (PR92692) adds 2ceb5aba64e c++: Bogus error using namespace alias [PR91826] adds 83f65674e78 Daily bump. adds 7db777843cc c++: Fix ICE with lambda in member operator (PR93279) adds dcb23017b1a c++: Fix array of char typedef in template (PR90966). adds 9d4d55a52d4 c++: Function declared with typedef with eh-specification. adds 1c7061c7c35 c++: Allow template rvalue-ref conv to bind to lvalue ref. adds 50a42922d35 Daily bump. adds a1f8dca201e [AArch64] PR92424: Fix -fpatchable-function-entry=N,M with BTI adds c6613dd33ce Daily bump. adds 9d9679132e0 c++: Drop alignas restriction for stack variables. adds afb84a42ad8 RISC-V: Disallow regrenme if the TO register never used bef [...] adds 6957d3e4eef Fix ICE in pa_elf_select_rtx_section. adds 6da4411d950 Daily bump. adds bf4ee21e21b Daily bump. adds 40f23be6e93 Daily bump. adds 2210e437a3e Daily bump. adds 5c80a1bd426 Fortran] PR93309 – permit repeated 'implicit none(external)' adds e5446f2201d [Fortran] Disable front-end optimization for OpenACC atomic [...] adds 41ef25ed059 [OpenMP] Add missing parameters to omp_lib documentation (P [...] adds e0cd0469a2c Daily bump. adds 533d051f6d1 Daily bump. adds 763cec3a131 Daily bump. adds 13f225a4f23 Daily bump. adds 850c38f5f41 x86-64: Pass aggregates with only float/double in GPRs for MS_ABI adds 3f764f459a9 Daily bump. adds 060c5df73b2 Daily bump. adds f1ee6f0fe44 Daily bump. adds 3fde3398341 i386: Properly pop restore token in signal frame adds 92483696301 Daily bump. adds f6e9ae4da8f middle-end: Fix logical shift truncation (PR rtl-optimizati [...] adds 541431facd4 Daily bump. adds 889cc2d87b0 Daily bump. adds 3b2fbe3e723 postreload: Fix up postreload combine [PR93402] adds 764e831291a i386: Fix ix86_fold_builtin shift folding [PR93418] adds 244f4b8c282 openmp: Handle rest of EXEC_OACC_* in oacc_code_to_statemen [...] adds 4b124e3c9c3 openmp: c++: Consider typeinfo decls to be predetermined sh [...] adds 329475795c6 combine: Punt on out of range rotate counts [PR93505] adds d42f9eaa3e1 openmp: Avoid ICEs with declare simd; declare simd inbranch [...] adds 520b364da0b c++: Mark __builtin_convertvector operand as read [PR93557] adds d3266b13117 openmp: Notice reduction decl in outer contexts after addin [...] adds 05fa0de35ec openmp: Fix handling of non-addressable shared scalars in p [...] adds a91e5d88970 i386: Make xmm16-xmm31 call used even in ms ABI [PR65782] adds b7cbce7a174 i386: Fix -mavx -mno-mavx2 ICE with VEC_COND_EXPR [PR93637] adds 20ac13c895c i386: Fix up vec_extract_lo* patterns [PR93670] adds 488a947b2dd i386: Fix k*shift* intrinsics [PR93673] adds 08cf145f991 i386: Fix up _mm*_mask_popcnt_epi* [PR93696] adds 7276dd4c748 c: Fix ICE with cast to VLA [93576] adds 7866f9ebf11 Daily bump. adds d7ab361df60 Intrinsic macro of vpshr* and vpshl* lack a closing parenth [...] adds c6480e01fc5 middle-end/92674 delay purging EH edges when folding during [...] adds 4230afc0f4f tree-optimization/92704 fix ifcvt ICE with loops without stores adds 794bb8c2f5d debug/92763 keep DIEs that might be used in DW_TAG_inlined_ [...] adds 3bcda566d6f middle-end/93054 deal with undefs in call gimplification adds 03d2b1d7974 tree-optimization/93439 move clique bookkeeping to OMP expansion adds b00c3228041 tree-optimization/93381 fix integer offsetting in points-to [...] adds b8c42b4d0a2 middle-end/90648 fend off builtin calls with not enough arg [...] adds 0f7b7aeb71d sel-sched: allow negative insn priority (PR 88879) adds f0a72494ea3 c++: Fix thinko in enum_min_precision [PR61414] adds c1379a1c645 Fix problematic TLS sequences for the Solaris linker adds 2d625a6d4bb Daily bump. adds 49805533139 match.pd: Disallow side-effects in GENERIC for non-COND_EXP [...] adds 1e85e18ab76 Daily bump. adds bfa537a2ffb i386: Fix atan2l argument order [PR93743] adds a63e65cd14a Daily bump. adds 0692bc0ca7f Add Changelog entries to relavent Changelog files for my la [...] adds e28336b5955 Daily bump. adds 65709f4b93c re PR target/90724 (ICE with __sync_bool_compare_and_swap w [...] adds 2d8ea3a0a60 Fix SLP downward group access classification [PR92420] adds 84a46517176 Don't pass booleans as mask types to simd clones [PR92710] adds e129cd5283c predcom: Fix invalid store-store commoning [PR93434] adds 56013948123 [fortran] ICE in gfc_validate_kind(): Got bad kind [PR93580] adds 52db14c1f70 Reject tail calls that read from an escaped RESULT_DECL [PR90313] adds 2408b93a10c Check for bitwise identity when encoding VECTOR_CSTs [PR92768] adds 9f2bbf581e7 Daily bump. adds fa463e6f423 Add -mavx512vbmi2 to i386-2.C and i386-3.C adds 44ea6508f10 [Fortran] ICE assign character pointer to non target PR93714 adds 00244172f8e [fortran] xfail no longer necessary in typebound_call_22.f03 adds 2ee6afc2b45 Daily bump. adds f55bf4ddbfa i386: Skip ENDBR32 at the target function entry adds bd2537ed5d4 i386: Fix *vec_extractv2sf_1 and *vec_extractv2sf_1 shufps [...] adds 8b3c0979ea1 Daily bump. adds 4ccda0308ef Fix handling of floating-point homogeneous aggregates. adds 3004aba7a0e Daily bump. adds c080a6fb6f0 Use au->lock exclusively for locking in async I/O. adds 6900c1ec9a3 Daily bump. adds 9f2a74ab436 Daily bump. adds 48558cdf493 Fix bad code of vector extract of PC-relative address with [...] adds 428a4feef85 Adjust how variable vector extraction is done. adds 066184a282b rs6000: Fix infinite loop building ghostscript and icu [PR93658] adds 8389fcc4c12 Avoid collect2 calling signal unsafe functions and/or unlin [...] adds ba740092516 fortran: ICE using SHAPE with FINDLOC PR93835 adds f9be6e10c96 vect: Fix offset calculation for -ve strides [PR93767] adds 788483065b4 Daily bump. adds 468664e1b78 doc: backport proper description of --enable-checking behavior adds a6b74eaedf6 Fix link failure with debug info in LTO mode adds eeb31391b7f combine: Fix find_split_point handling of constant store in [...] adds 9c5db942ca3 ARM: Add support for -mpure-code in thumb-1 (v6m) adds 7edf9fa1c5f ARM: Fix -mpure-code for v6m adds 45d71b554b9 Daily bump. adds c6b81c45198 c++: Fix rejects-valid bug in cxx_eval_outermost_constant_e [...] adds d0eff1793dc store-merging: Fix coalesce_immediate_stores [PR93820] adds 0ce89ea10d9 rs6000: mark clobber for registers changed by untpyed_call adds 84a5534ce2f PR libstdc++/78552 only construct std::locale for C locale once adds 1b522a79133 libstdc++: Fix freestanding build (PR 92376) adds 30cb4c78ea6 libstdc++: Fix regressions in unique_ptr::swap (PR 93562) adds 08a70a65670 libstdc++: Replace glibc-specific check for clock_gettime ( [...] adds 53280279777 rs6000: fixinc: Skip machine_name fix for powerpc*-*-linux* adds 7a7ef79651a libstdc++: Fix description of std::ios::trunc (PR 92886) adds a29236a23c0 libstdc++: Fix undefined behaviour in random dist serializa [...] adds b6678d67c4b c++: Preserve location in maybe_constant_value. adds 1a8996b0a7b c++: Fix decltype of empty pack expansion of parm. adds c51ac417144 c++: Fix constexpr vs. omitted aggregate init. adds f2f70af7c52 cgraph: A COMDAT decl always has non-zero address. adds c890c9650f3 PR c++/92745 - bogus error when initializing array of vectors. adds 65e894738f6 setup branch adds 096ba1951f5 Revert "setup branch" adds 24ed8ed3645 Daily bump. adds 526fadb0109 PPC64, fix documentation for __builtin_crypto_vpmsum* built [...] adds a460bf38dc3 sccvn: Punt on ref->size not multiple of 8 for memset (, 12 [...] adds b51057817d9 gimplify: Don't optimize register const vars to static [PR93949] adds 98529e6d740 rs6000: Fix more testsuite fallout from rs6000_legitimate_a [...] adds 9d8aaf46f07 Daily bump. adds 9179ae6a0df Backport 08bf7bde9f2987b1c623d272cc71fc14a1622442 adds d3a2867484c Daily bump. adds 11d93ca76c0 Disable gnat.dg/socket1.adb on hppa*-*-hpux*. adds c3fed15104e Skip charset.cc tests on *-*-hpux*. adds fa8a705d1f8 Fix libbacktrace build on hppa-hpux. adds 8fdde048c9e Revert "rs6000: Fix more testsuite fallout from rs6000_legi [...] adds b060b7424f4 Revert "rs6000: Fix infinite loop building ghostscript and [...] adds c24e1961890 Revert "Adjust how variable vector extraction is done." adds a0e22367235 Revert "Fix bad code of vector extract of PC-relative addre [...] adds d00fd3cfc0e Fix/skip various tests for hppa*-*-hpux*. adds c799cb1de94 Daily bump. adds 4630b748e63 x32: Update baseline_symbols.txt adds eaaee438bf8 Daily bump. adds 6bf890660d9 Readd ChangeLog entries for adds cb54729240b lto: Also copy .note.gnu.property section adds 166c024a196 c++: Fix attributes with lambda and trailing return type. adds 1ccbda907d1 PR c++/90732 - ICE with VLA capture and generic lambda. adds e83a2d943a1 c++: Fix return deduction of lambda in discarded stmt. adds 9d5df8e3221 checking: avoid verify_type_variant crash on incomplete type. adds f137a7c6b12 c++: Fix cast to pointer to VLA. adds b4e53e9b3c9 c++: Allow parm of empty class type in constexpr. adds 054aeaef276 c++: Fix ({ ... }) array mem-initializer. adds 010204594d9 Daily bump. adds e913d4f4771 explow: Fix ICE caused by plus_constant [PR94002] adds 224ca3bfe8c Darwin, libsanitizer: Update minimum supported system version. adds 7b20c8645a5 Daily bump. adds f33d2797d4f maintainer-scripts: Speed up git clone in gcc_release adds bde2e6e5982 Remove unnecessary XFAILs from existing testcase 20050603-3.c. adds 831d4a69005 c++: avoid ICE with __builtin_memset (PR90997). adds 9af9e004831 c++: Fix [[no_unique_address]] and default mem-init [PR90432] adds 581825efc30 c++: Fix mismatch in template argument deduction [PR90505] adds b38d6242be6 c++: Fix value-init crash in template [PR93676] adds d8b65123ea2 sanopt: Avoid crash on anonymous parameter [PR93436] adds 2b5d109ba3a c++: Fix ICE in tsubst_copy with parenthesized expression [ [...] adds 29bb27b7ef2 Daily bump. adds 1665d97d375 PR c++/90938 - Initializing array with {1} works, but not {0} adds e19f06538c5 c++: Fix constexpr ICE from const mismatch [PR91607] adds 7beafc829c5 Fix ICE in trans_associate_var adds c47f6f69745 c++: Fix SFINAE for invalid non-type tparm types. adds 9ca4280a921 Backport fix for PR c++/93753 from trunk. adds 8f34b644549 testsuite: Compile asan_test.C with -Wno-alloc-size-larger-than adds d37244b40d2 arm: Fix incorrect modes with 'borrow' operations [PR90311] adds 08ed34284f4 libstdc++: Avoid using sizeof with function types (PR 93470) adds 65d75048c44 libstdc++: make negative count safe with std::for_each_n adds 494166791ea Add 'noexcept' to std::lerp adds 9d0ad2d40ee PR libstdc++/91910 fix data race in Debug Mode destructors adds 128418afd7e libstdc++: Fix some warnings in filesystem tests adds 07d52e63d99 i386: Fix some -O0 avx2intrin.h and xopintrin.h intrinsic m [...] adds e50627ff8cd c++: Avoid ICE on infinite recursion with concepts. adds c5edde44f5b Daily bump. adds 39bdebf3725 libstdc++: Fix call to __glibcxx_rwlock_init (PR 94069) adds 3786be02885 Daily bump. adds 7341a557418 Daily bump. adds 5b1a849ee47 Daily bump. adds 85c08558c66 Backport to gcc-9: PR92398: Fix testcase failure of pr72804.c adds 3b0babc396b Daily bump. adds c9858be2e71 Fix internal error on locally-defined subpools adds f7589b1c8b7 Daily bump. adds 4212a6a3e44 Update ChangeLog and version files for release adds 9f26e5863a7 Bump BASE-VER to 9.3.1. adds 716cc43745f Backport 314b91220a07bd63f13c58e37f1b5b9430a3702b adds 08f00a213f8 arm: correct constraints on movsi_compare0 [PR91913] adds 362c8772e77 libstdc++: Ensure root-dir converted to forward slash (PR93244) adds 2fa3247fef7 libstdc++: Fix FS-dependent filesystem tests adds 55925fe3a97 libstdc++: Fix test failure due to -Wnonnull warnings adds 95a82afc8a7 libstdc++: Fix name of macro in #undef directive adds 7ef07b622d8 libstdc++: Handle type-changing path concatenations (PR 94063) adds de8e3b71c8b rs6000: Fix -mpower9-vector -mno-altivec ICE (PR87560) adds 0816fafce9b Daily bump. adds 593e47a6134 Fix incorrect filling of delay slots in branchy code at -O2 adds db358455287 tree-optimization/94163 constrain alignment set by PRE adds ab768006bc5 Fix wrong year in ChangeLog. adds 0f66f1d8039 Daily bump. adds 6c7e43f4702 Daily bump. adds cb05d702a17 c++: Fix CTAD with multiple-arg ctor template [93248]. adds 2fa5f9e380b c++: Fix ICE-after-error on partial spec [92068] adds c3747bca384 c++: Find parameter pack in typedef in lambda [92909]. adds a81912b0740 Daily bump. adds 31b204ace29 libstdc++: Add default constructor to net::service_already_ [...] adds 9a532a94e35 Daily bump. adds 62960ccdefe [testsuite] Fix PR94023 to guard case under vect_hw_misalign adds 05409a1edd8 [testsuite] Fix PR94019 to check vector char when vect_hw_misalign No new revisions were added by this update. Summary of changes: ChangeLog | 25 + MAINTAINERS | 3 +- config/ChangeLog | 12 + contrib/ChangeLog | 20 + contrib/gennews | 3 +- contrib/header-tools/ChangeLog | 12 + contrib/reghunt/ChangeLog | 12 + contrib/regression/ChangeLog | 12 + contrib/test_summary | 2 +- fixincludes/ChangeLog | 78 + fixincludes/fixinc.in | 2 +- fixincludes/fixincl.x | 257 +- fixincludes/inclhack.def | 122 +- fixincludes/tests/base/architecture/ppc/math.h | 5 + fixincludes/tests/base/dispatch/object.h | 18 + fixincludes/tests/base/inttypes.h | 17 + fixincludes/tests/base/os/availability.h | 18 + fixincludes/tests/base/os/base.h | 20 + gcc/BASE-VER | 2 +- gcc/ChangeLog | 3745 ++++ gcc/DATESTAMP | 2 +- gcc/DEV-PHASE | 1 - gcc/Makefile.in | 4 +- gcc/ada/ChangeLog | 207 + gcc/ada/exp_attr.adb | 5 + gcc/ada/exp_ch9.adb | 15 +- gcc/ada/expect.c | 4 +- gcc/ada/gcc-interface/Makefile.in | 5 +- gcc/ada/gcc-interface/decl.c | 86 +- gcc/ada/gcc-interface/trans.c | 349 +- gcc/ada/gcc-interface/utils.c | 48 +- gcc/ada/gnatlink.adb | 30 +- gcc/ada/libgnarl/s-osinte__kfreebsd-gnu.ads | 8 +- gcc/ada/libgnat/system-darwin-ppc.ads | 2 +- gcc/ada/locales.c | 2 +- gcc/ada/raise-gcc.c | 10 + gcc/ada/sem_ch5.adb | 75 +- gcc/ada/sem_ch8.adb | 6 +- gcc/ada/sem_elab.adb | 16 +- gcc/ada/sem_spark.adb | 4 +- gcc/ada/sem_util.adb | 43 +- gcc/ada/sem_util.ads | 21 +- gcc/alias.c | 34 +- gcc/brig/ChangeLog | 12 + gcc/builtins.c | 104 +- gcc/builtins.h | 1 + gcc/c-family/ChangeLog | 116 + gcc/c-family/c-ada-spec.c | 16 +- gcc/c-family/c-attribs.c | 63 +- gcc/c-family/c-common.c | 2 + gcc/c-family/c-common.h | 2 + gcc/c-family/c-format.c | 40 +- gcc/c-family/c-lex.c | 7 - gcc/c-family/c-omp.c | 26 +- gcc/c-family/c-opts.c | 6 +- gcc/c-family/c-warn.c | 2 + gcc/c/ChangeLog | 137 + gcc/c/c-decl.c | 63 +- gcc/c/c-parser.c | 169 +- gcc/c/c-tree.h | 3 +- gcc/c/c-typeck.c | 55 +- gcc/calls.c | 35 +- gcc/cfgcleanup.c | 36 +- gcc/cfgexpand.c | 6 +- gcc/cgraph.c | 37 +- gcc/cgraphunit.c | 2 +- gcc/cif-code.def | 4 - gcc/collect2.c | 9 +- gcc/combine.c | 8 +- gcc/common/config/i386/i386-common.c | 2 +- gcc/common/config/s390/s390-common.c | 4 +- gcc/config.gcc | 58 +- gcc/config/aarch64/aarch64-c.c | 1 + gcc/config/aarch64/aarch64-linux.h | 2 +- gcc/config/aarch64/aarch64-option-extensions.def | 2 +- gcc/config/aarch64/aarch64-protos.h | 2 + gcc/config/aarch64/aarch64.c | 158 +- gcc/config/aarch64/aarch64.h | 10 + gcc/config/aarch64/aarch64.md | 6 +- gcc/config/aarch64/aarch64.opt | 6 +- gcc/config/aarch64/atomics.md | 18 +- gcc/config/alpha/alpha.c | 3 + gcc/config/arc/arc-modes.def | 1 + gcc/config/arc/arc-options.def | 12 +- gcc/config/arc/arc.c | 278 +- gcc/config/arc/arc.h | 2 +- gcc/config/arc/arc.md | 34 +- gcc/config/arc/fpu.md | 24 + gcc/config/arc/predicates.md | 1 + gcc/config/arm/arm-protos.h | 1 + gcc/config/arm/arm.c | 182 +- gcc/config/arm/arm.h | 26 +- gcc/config/arm/arm.md | 193 +- gcc/config/arm/arm.opt | 10 +- gcc/config/arm/arm_acle.h | 8 +- gcc/config/arm/predicates.md | 21 + gcc/config/arm/t-multilib | 41 +- gcc/config/arm/t-rtems | 11 +- gcc/config/arm/thumb1.md | 85 +- gcc/config/avr/avr-arch.h | 3 + gcc/config/avr/avr-devices.c | 6 +- gcc/config/avr/avr-mcus.def | 640 +- gcc/config/avr/avr.c | 15 +- gcc/config/avr/avr.opt | 4 + gcc/config/avr/driver-avr.c | 8 +- gcc/config/avr/gen-avr-mmcu-specs.c | 42 +- gcc/config/avr/gen-avr-mmcu-texi.c | 134 +- gcc/config/darwin-c.c | 39 +- gcc/config/darwin-driver.c | 181 +- gcc/config/darwin-protos.h | 2 - gcc/config/darwin.c | 495 +- gcc/config/darwin.h | 179 +- gcc/config/darwin.opt | 401 +- gcc/config/darwin10.h | 9 +- gcc/config/darwin9.h | 6 - gcc/config/gcn/gcn-run.c | 5 +- gcc/config/gcn/gcn.c | 10 +- gcc/config/gcn/gcn.md | 38 +- gcc/config/i386/avx2intrin.h | 10 +- gcc/config/i386/avx512bitalgintrin.h | 24 +- gcc/config/i386/avx512vbmi2intrin.h | 90 +- gcc/config/i386/avx512vbmi2vlintrin.h | 173 +- gcc/config/i386/avx512vpopcntdqintrin.h | 8 +- gcc/config/i386/avx512vpopcntdqvlintrin.h | 17 +- gcc/config/i386/avxintrin.h | 1 + gcc/config/i386/cpuid.h | 17 + gcc/config/i386/darwin.h | 51 +- gcc/config/i386/darwin32-biarch.h | 58 + gcc/config/i386/darwin64-biarch.h | 59 + gcc/config/i386/darwin64.h | 58 - gcc/config/i386/emmintrin.h | 2 +- gcc/config/i386/freebsd64.h | 5 +- gcc/config/i386/i386-builtin.def | 6 +- gcc/config/i386/i386.c | 645 +- gcc/config/i386/i386.h | 33 +- gcc/config/i386/i386.md | 18 +- gcc/config/i386/intelmic-mkoffload.c | 5 +- gcc/config/i386/mmx.md | 8 +- gcc/config/i386/sse.md | 110 +- gcc/config/i386/{t-darwin => t-darwin32-biarch} | 0 gcc/config/i386/{t-darwin64 => t-darwin64-biarch} | 0 gcc/config/i386/t-freebsd64 | 30 + gcc/config/i386/x86-tune-costs.h | 12 +- gcc/config/i386/x86-tune.def | 4 + gcc/config/i386/xopintrin.h | 8 +- gcc/config/i386/znver1.md | 578 +- gcc/config/mips/mips.c | 28 +- gcc/config/mips/mips.md | 8 +- gcc/config/netbsd-d.c | 4 +- gcc/config/nios2/nios2.c | 16 + gcc/config/nios2/nios2.h | 6 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/pa/pa-linux.h | 7 +- gcc/config/pa/pa-protos.h | 1 + gcc/config/pa/pa.c | 311 +- gcc/config/pa/pa.h | 18 +- gcc/config/pa/pa.md | 154 +- gcc/config/pa/pa.opt | 8 + gcc/config/pa/pa32-linux.h | 5 + gcc/config/pa/predicates.md | 4 +- gcc/config/pa/som.h | 18 +- gcc/config/riscv/riscv-protos.h | 6 +- gcc/config/riscv/riscv.c | 94 +- gcc/config/riscv/riscv.h | 2 + gcc/config/riscv/riscv.md | 41 +- gcc/config/rs6000/aix71.h | 6 + gcc/config/rs6000/aix72.h | 6 + gcc/config/rs6000/altivec.md | 227 +- gcc/config/rs6000/darwin.h | 79 +- gcc/config/rs6000/darwin.md | 27 - gcc/config/rs6000/darwin32-biarch.h | 49 + gcc/config/rs6000/darwin64-biarch.h | 38 + gcc/config/rs6000/darwin64.h | 32 - gcc/config/rs6000/freebsd64.h | 4 + gcc/config/rs6000/linux.h | 13 - gcc/config/rs6000/linux64.h | 16 +- gcc/config/rs6000/predicates.md | 13 +- gcc/config/rs6000/rs6000-builtin.def | 92 +- gcc/config/rs6000/rs6000-c.c | 22 +- gcc/config/rs6000/rs6000-cpus.def | 4 + gcc/config/rs6000/rs6000-p8swap.c | 5 + gcc/config/rs6000/rs6000.c | 206 +- gcc/config/rs6000/rs6000.md | 256 +- gcc/config/rs6000/smmintrin.h | 20 + gcc/config/rs6000/{t-darwin8 => t-darwin32-biarch} | 0 .../rs6000/{t-darwin64 => t-darwin64-biarch} | 0 gcc/config/rs6000/vector.md | 95 + gcc/config/s390/8561.md | 92 +- gcc/config/s390/driver-native.c | 4 +- gcc/config/s390/s390-builtins.def | 2 +- gcc/config/s390/s390-c.c | 15 + gcc/config/s390/s390-opts.h | 2 +- gcc/config/s390/s390.c | 120 +- gcc/config/s390/s390.h | 18 +- gcc/config/s390/s390.md | 58 +- gcc/config/s390/s390.opt | 5 +- gcc/config/s390/vector.md | 16 +- gcc/config/s390/vx-builtins.md | 6 +- gcc/config/sh/sh.c | 19 +- gcc/config/sh/sh.h | 2 + gcc/config/sh/sh.md | 90 +- gcc/config/sparc/sparc-protos.h | 1 + gcc/config/sparc/sparc.c | 123 +- gcc/config/sparc/sparc.h | 7 + gcc/config/sparc/sparc.md | 23 +- gcc/config/xtensa/xtensa.c | 3 +- gcc/configure | 20 +- gcc/configure.ac | 15 +- gcc/cp/ChangeLog | 791 + gcc/cp/call.c | 195 +- gcc/cp/class.c | 71 +- gcc/cp/config-lang.in | 2 +- gcc/cp/constexpr.c | 106 +- gcc/cp/constraint.cc | 4 + gcc/cp/cp-gimplify.c | 88 +- gcc/cp/cp-objcp-common.c | 12 + gcc/cp/cp-tree.h | 18 +- gcc/cp/decl.c | 66 +- gcc/cp/decl2.c | 7 +- gcc/cp/except.c | 4 +- gcc/cp/init.c | 22 +- gcc/cp/lambda.c | 30 +- gcc/cp/mangle.c | 11 +- gcc/cp/method.c | 2 + gcc/cp/name-lookup.c | 44 +- gcc/cp/parser.c | 121 +- gcc/cp/pt.c | 363 +- gcc/cp/semantics.c | 21 +- gcc/cp/tree.c | 79 + gcc/cp/typeck.c | 52 +- gcc/cp/typeck2.c | 7 +- gcc/d/ChangeLog | 60 + gcc/d/config-lang.in | 20 +- gcc/d/d-builtins.cc | 9 + gcc/d/d-codegen.cc | 5 +- gcc/d/d-frontend.cc | 34 +- gcc/d/d-lang.cc | 31 +- gcc/d/d-spec.cc | 6 + gcc/d/d-tree.h | 3 +- gcc/d/decl.cc | 17 +- gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/clone.c | 12 +- gcc/d/dmd/constfold.c | 6 +- gcc/d/dmd/dcast.c | 2 +- gcc/d/dmd/declaration.c | 4 +- gcc/d/dmd/dinterpret.c | 6 +- gcc/d/dmd/dmodule.c | 63 - gcc/d/dmd/dstruct.c | 15 +- gcc/d/dmd/expressionsem.c | 7 +- gcc/d/dmd/func.c | 28 +- gcc/d/dmd/globals.h | 15 +- gcc/d/dmd/idgen.c | 6 +- gcc/d/dmd/opover.c | 8 +- gcc/d/dmd/parse.c | 2 - gcc/d/dmd/statementsem.c | 52 +- gcc/d/expr.cc | 65 +- gcc/d/gdc.texi | 19 + gcc/d/lang.opt | 10 +- gcc/d/modules.cc | 3 +- gcc/d/toir.cc | 31 +- gcc/d/typeinfo.cc | 90 +- gcc/df-core.c | 6 +- gcc/doc/avr-mmcu.texi | 26 +- gcc/doc/contribute.texi | 4 +- gcc/doc/extend.texi | 42 +- gcc/doc/install.texi | 106 +- gcc/doc/invoke.texi | 37 +- gcc/doc/md.texi | 2 +- gcc/doc/sourcebuild.texi | 4 + gcc/dse.c | 7 +- gcc/dwarf2out.c | 62 +- gcc/emit-rtl.c | 1 + gcc/explow.c | 14 +- gcc/expmed.c | 21 + gcc/fold-const.c | 63 +- gcc/fortran/ChangeLog | 896 + gcc/fortran/arith.c | 57 +- gcc/fortran/array.c | 77 +- gcc/fortran/check.c | 59 +- gcc/fortran/class.c | 3 + gcc/fortran/decl.c | 333 +- gcc/fortran/dump-parse-tree.c | 141 +- gcc/fortran/expr.c | 129 +- gcc/fortran/frontend-passes.c | 66 +- gcc/fortran/gfortran.h | 14 + gcc/fortran/gfortran.texi | 65 + gcc/fortran/interface.c | 15 +- gcc/fortran/intrinsic.c | 45 + gcc/fortran/intrinsic.texi | 83 +- gcc/fortran/invoke.texi | 77 +- gcc/fortran/io.c | 72 +- gcc/fortran/lang.opt | 15 + gcc/fortran/match.c | 97 +- gcc/fortran/match.h | 5 +- gcc/fortran/misc.c | 6 +- gcc/fortran/module.c | 16 + gcc/fortran/openmp.c | 89 + gcc/fortran/parse.c | 83 +- gcc/fortran/primary.c | 45 +- gcc/fortran/resolve.c | 125 +- gcc/fortran/scanner.c | 26 +- gcc/fortran/simplify.c | 78 +- gcc/fortran/symbol.c | 26 +- gcc/fortran/trans-array.c | 64 +- gcc/fortran/trans-array.h | 2 +- gcc/fortran/trans-decl.c | 215 +- gcc/fortran/trans-expr.c | 122 +- gcc/fortran/trans-intrinsic.c | 40 +- gcc/fortran/trans-openmp.c | 2 +- gcc/fortran/trans-stmt.c | 30 +- gcc/fortran/trans-types.c | 21 +- gcc/fortran/trans.c | 33 +- gcc/fortran/trans.h | 8 +- gcc/function.c | 19 +- gcc/gcov.c | 75 +- gcc/generic-match-head.c | 1 + gcc/genmatch.c | 22 +- gcc/ggc-none.c | 5 + gcc/ggc-page.c | 49 +- gcc/ggc.h | 3 + gcc/gimple-fold.c | 9 +- gcc/gimple-loop-jam.c | 81 +- gcc/gimple-ssa-store-merging.c | 27 +- gcc/gimple-streamer-out.c | 10 +- gcc/gimplify.c | 69 +- gcc/ginclude/float.h | 3 +- gcc/go/ChangeLog | 12 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/escape.cc | 3 +- gcc/go/gofrontend/expressions.cc | 18 +- gcc/go/gofrontend/gogo.cc | 66 +- gcc/go/gofrontend/gogo.h | 10 + gcc/graphite-scop-detection.c | 6 +- gcc/internal-fn.c | 27 +- gcc/ipa-cp.c | 9 +- gcc/ipa-devirt.c | 4 +- gcc/ipa-fnsummary.c | 18 +- gcc/ipa-prop.c | 17 +- gcc/ipa-prop.h | 1 + gcc/ipa-pure-const.c | 1 - gcc/ira.c | 9 +- gcc/jit/ChangeLog | 12 + gcc/loop-iv.c | 15 +- gcc/lra-int.h | 1 + gcc/lra-remat.c | 9 - gcc/lra-spills.c | 13 + gcc/lra.c | 6 +- gcc/lto-streamer-in.c | 8 + gcc/lto-streamer-out.c | 116 +- gcc/lto-streamer.h | 3 +- gcc/lto-wrapper.c | 15 +- gcc/lto/ChangeLog | 46 + gcc/lto/lto-lang.c | 3 +- gcc/lto/lto-partition.c | 3 + gcc/lto/lto.c | 9 + gcc/match.pd | 157 +- gcc/modulo-sched.c | 44 +- gcc/multiple_target.c | 3 +- gcc/objc/ChangeLog | 31 + gcc/objc/config-lang.in | 2 +- gcc/objc/objc-act.c | 10 +- gcc/objc/objc-act.h | 7 +- gcc/objcp/ChangeLog | 20 + gcc/objcp/config-lang.in | 1 - gcc/omp-expand.c | 13 + gcc/omp-low.c | 99 +- gcc/omp-simd-clone.c | 22 +- gcc/opt-suggestions.c | 5 +- gcc/optabs.c | 19 + gcc/optc-save-gen.awk | 41 +- gcc/opts-common.c | 20 +- gcc/opts-global.c | 6 +- gcc/opts.c | 12 +- gcc/output.h | 6 + gcc/params.def | 8 +- gcc/passes.c | 114 +- gcc/passes.def | 29 +- gcc/po/ChangeLog | 96 + gcc/po/be.po | 11670 +++++----- gcc/po/da.po | 12279 ++++++----- gcc/po/de.po | 20896 +++++++++--------- gcc/po/el.po | 11671 +++++----- gcc/po/es.po | 21547 +++++++++---------- gcc/po/fi.po | 13731 ++++++------ gcc/po/fr.po | 20783 +++++++++--------- gcc/po/gcc.pot | 17330 +++++++-------- gcc/po/hr.po | 11601 +++++----- gcc/po/id.po | 11896 +++++----- gcc/po/ja.po | 11840 +++++----- gcc/po/nl.po | 11716 +++++----- gcc/po/ru.po | 12011 +++++------ gcc/po/sr.po | 11875 +++++----- gcc/po/sv.po | 16522 ++++++-------- gcc/po/tr.po | 11882 +++++----- gcc/po/uk.po | 11817 +++++----- gcc/po/vi.po | 11847 +++++----- gcc/po/zh_CN.po | 12081 +++++------ gcc/po/zh_TW.po | 11761 +++++----- gcc/postreload.c | 4 + gcc/predict.c | 12 +- gcc/reorg.c | 26 +- gcc/resource.c | 25 +- gcc/resource.h | 1 + gcc/rtl.c | 5 + gcc/rtlanal.c | 2 +- gcc/sanopt.c | 9 +- gcc/sel-sched.c | 2 - gcc/simplify-rtx.c | 18 +- gcc/symbol-summary.h | 4 + gcc/symtab.c | 28 +- gcc/testsuite/ChangeLog | 3286 ++- gcc/testsuite/c-c++-common/Wreturn-local-addr.c | 47 + gcc/testsuite/c-c++-common/Wunused-var-17.c | 19 + gcc/testsuite/c-c++-common/array-1.c | 247 + gcc/testsuite/c-c++-common/cold-1.c | 22 + gcc/testsuite/c-c++-common/cpp/pr92296-1.c | 32 + gcc/testsuite/c-c++-common/cpp/pr92296-2.c | 73 + gcc/testsuite/c-c++-common/gomp/pr88203-1.c | 61 + gcc/testsuite/c-c++-common/gomp/pr88203-2.c | 65 + gcc/testsuite/c-c++-common/gomp/pr88203-3.c | 28 + gcc/testsuite/c-c++-common/gomp/pr90954.c | 27 + gcc/testsuite/c-c++-common/gomp/pr91401-1.c | 10 + gcc/testsuite/c-c++-common/gomp/pr91401-2.c | 15 + gcc/testsuite/c-c++-common/gomp/pr91920.c | 19 + gcc/testsuite/c-c++-common/gomp/pr93555-1.c | 18 + gcc/testsuite/c-c++-common/gomp/pr93555-2.c | 16 + gcc/testsuite/c-c++-common/gomp/reduction-task-3.c | 12 + gcc/testsuite/c-c++-common/gomp/simd8.c | 37 + gcc/testsuite/c-c++-common/pr53633-2.c | 19 + gcc/testsuite/c-c++-common/pr84305.c | 6 + gcc/testsuite/c-c++-common/pr90677-2.c | 8 + gcc/testsuite/c-c++-common/pr90677.c | 11 + gcc/testsuite/g++.dg/abi/mangle73.C | 96 + gcc/testsuite/g++.dg/asan/asan_test.C | 2 +- gcc/testsuite/g++.dg/asan/pr90570.C | 18 + gcc/testsuite/g++.dg/cet-notrack-1.C | 2 +- gcc/testsuite/g++.dg/concepts/concepts-pr88395.C | 23 + gcc/testsuite/g++.dg/conversion/packed2.C | 15 + gcc/testsuite/g++.dg/cpp0x/alias-decl-66.C | 21 + gcc/testsuite/g++.dg/cpp0x/alignas17.C | 14 + gcc/testsuite/g++.dg/cpp0x/alignas4.C | 8 +- gcc/testsuite/g++.dg/cpp0x/alignof5.C | 6 + gcc/testsuite/g++.dg/cpp0x/constexpr-92015.C | 7 + gcc/testsuite/g++.dg/cpp0x/constexpr-array23.C | 24 + gcc/testsuite/g++.dg/cpp0x/constexpr-array24.C | 10 + gcc/testsuite/g++.dg/cpp0x/constexpr-empty14.C | 10 + gcc/testsuite/g++.dg/cpp0x/constexpr-odr1.C | 19 + gcc/testsuite/g++.dg/cpp0x/constexpr-odr2.C | 19 + gcc/testsuite/g++.dg/cpp0x/constexpr-sizeof2.C | 14 + gcc/testsuite/g++.dg/cpp0x/constexpr-sizeof3.C | 22 + gcc/testsuite/g++.dg/cpp0x/constexpr-static13.C | 17 + gcc/testsuite/g++.dg/cpp0x/enum23.C | 2 +- gcc/testsuite/g++.dg/cpp0x/enum38.C | 25 + gcc/testsuite/g++.dg/cpp0x/enum39.C | 15 + gcc/testsuite/g++.dg/cpp0x/gen-attrs-68.C | 40 + gcc/testsuite/g++.dg/cpp0x/gen-attrs-69.C | 40 + gcc/testsuite/g++.dg/cpp0x/gen-attrs-71.C | 7 + gcc/testsuite/g++.dg/cpp0x/initlist-array10.C | 14 + gcc/testsuite/g++.dg/cpp0x/initlist-deduce2.C | 8 + gcc/testsuite/g++.dg/cpp0x/initlist-new2.C | 15 + gcc/testsuite/g++.dg/cpp0x/initlist118.C | 26 + .../g++.dg/cpp0x/lambda/lambda-template16.C | 15 + .../g++.dg/cpp0x/lambda/lambda-variadic10.C | 12 + .../g++.dg/cpp0x/lambda/lambda-variadic9.C | 16 + gcc/testsuite/g++.dg/cpp0x/noexcept43.C | 10 + gcc/testsuite/g++.dg/cpp0x/noexcept44.C | 8 + gcc/testsuite/g++.dg/cpp0x/nondeduced1.C | 16 + gcc/testsuite/g++.dg/cpp0x/nondeduced2.C | 14 + gcc/testsuite/g++.dg/cpp0x/nondeduced3.C | 16 + gcc/testsuite/g++.dg/cpp0x/nondeduced4.C | 13 + gcc/testsuite/g++.dg/cpp0x/nontype5.C | 17 + gcc/testsuite/g++.dg/cpp0x/nsdmi-list5.C | 30 + gcc/testsuite/g++.dg/cpp0x/nsdmi-template19.C | 13 + gcc/testsuite/g++.dg/cpp0x/nullptr42.C | 18 + gcc/testsuite/g++.dg/cpp0x/nullptr45.C | 24 + gcc/testsuite/g++.dg/cpp0x/overload-conv-4.C | 23 + gcc/testsuite/g++.dg/cpp0x/pr84497.C | 1 + gcc/testsuite/g++.dg/cpp0x/pr90598.C | 8 + gcc/testsuite/g++.dg/cpp0x/pr92524.C | 12 + gcc/testsuite/g++.dg/cpp0x/pr93905.C | 18 + gcc/testsuite/g++.dg/cpp0x/range-for19.C | 2 +- gcc/testsuite/g++.dg/cpp0x/rv-conv3.C | 15 + gcc/testsuite/g++.dg/cpp0x/temp-extend2.C | 36 + gcc/testsuite/g++.dg/cpp0x/variadic-parm1.C | 17 + gcc/testsuite/g++.dg/cpp0x/variadic178.C | 6 + gcc/testsuite/g++.dg/cpp1y/attr-deprecated-3.C | 13 + gcc/testsuite/g++.dg/cpp1y/auto-fn56.C | 19 + gcc/testsuite/g++.dg/cpp1y/constexpr-90383-1.C | 15 + gcc/testsuite/g++.dg/cpp1y/constexpr-90383-2.C | 22 + gcc/testsuite/g++.dg/cpp1y/constexpr-incr2.C | 66 + gcc/testsuite/g++.dg/cpp1y/dr1560.C | 14 - gcc/testsuite/g++.dg/cpp1y/lambda-generic-90265.C | 4 + gcc/testsuite/g++.dg/cpp1y/lambda-generic-90548.C | 22 + gcc/testsuite/g++.dg/cpp1y/lambda-generic-90842.C | 7 + .../g++.dg/cpp1y/lambda-generic-pretty1.C | 17 + gcc/testsuite/g++.dg/cpp1y/lambda-generic-ref1.C | 12 + gcc/testsuite/g++.dg/cpp1y/lambda-init16.C | 2 +- gcc/testsuite/g++.dg/cpp1y/lambda-vla1.C | 16 + gcc/testsuite/g++.dg/cpp1y/nontype1.C | 42 + gcc/testsuite/g++.dg/cpp1y/paren5.C | 12 + gcc/testsuite/g++.dg/cpp1y/var-templ62.C | 80 + gcc/testsuite/g++.dg/cpp1y/var-templ63.C | 5 + gcc/testsuite/g++.dg/cpp1z/class-deduction66.C | 10 + gcc/testsuite/g++.dg/cpp1z/class-deduction71.C | 6 + gcc/testsuite/g++.dg/cpp1z/constexpr-if-lambda1.C | 16 + gcc/testsuite/g++.dg/cpp1z/constexpr-if12.C | 3 +- gcc/testsuite/g++.dg/cpp1z/constexpr-lambda25.C | 7 + gcc/testsuite/g++.dg/cpp1z/decomp50.C | 51 + gcc/testsuite/g++.dg/cpp1z/eval-order5.C | 31 + gcc/testsuite/g++.dg/cpp1z/noexcept-type22.C | 6 + gcc/testsuite/g++.dg/cpp1z/nontype-auto16.C | 13 + gcc/testsuite/g++.dg/cpp2a/attr-likely6.C | 14 + gcc/testsuite/g++.dg/cpp2a/bitfield3.C | 4 - gcc/testsuite/g++.dg/cpp2a/bitfield4.C | 12 + gcc/testsuite/g++.dg/cpp2a/constexpr-virtual14.C | 27 + gcc/testsuite/g++.dg/cpp2a/constexpr-virtual15.C | 7 + gcc/testsuite/g++.dg/cpp2a/no_unique_address3.C | 16 + gcc/testsuite/g++.dg/cpp2a/nontype-class18.C | 17 + gcc/testsuite/g++.dg/cpp2a/nontype-class19.C | 13 + gcc/testsuite/g++.dg/cpp2a/nontype-class20.C | 13 + gcc/testsuite/g++.dg/cpp2a/nontype-class21.C | 10 + gcc/testsuite/g++.dg/cpp2a/nontype-class22.C | 21 + gcc/testsuite/g++.dg/cpp2a/nontype-class23.C | 102 + gcc/testsuite/g++.dg/cpp2a/nontype-class24.C | 19 + gcc/testsuite/g++.dg/cpp2a/nontype-class26.C | 13 + gcc/testsuite/g++.dg/cpp2a/nontype-class33.C | 36 + gcc/testsuite/g++.dg/cpp2a/typename16.C | 11 + .../g++.dg/cpp2a/udlit-class-nttp-ctad-neg.C | 24 + .../g++.dg/cpp2a/udlit-class-nttp-ctad-neg2.C | 20 + gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-ctad.C | 24 + gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-neg.C | 12 + gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-neg2.C | 13 + gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp.C | 16 + gcc/testsuite/g++.dg/debug/dwarf2/pr91887.C | 12 + gcc/testsuite/g++.dg/debug/pr90914.C | 8 + gcc/testsuite/g++.dg/debug/pr92763.C | 20 + gcc/testsuite/g++.dg/debug/verify1.C | 64 + gcc/testsuite/g++.dg/diagnostic/pr90767-1.C | 15 + gcc/testsuite/g++.dg/diagnostic/pr90767-2.C | 15 + gcc/testsuite/g++.dg/eh/o32-fp.C | 47 + gcc/testsuite/g++.dg/expr/cond15.C | 13 + gcc/testsuite/g++.dg/expr/cond16.C | 25 + gcc/testsuite/g++.dg/ext/90532.C | 27 + gcc/testsuite/g++.dg/ext/alignof2.C | 2 +- gcc/testsuite/g++.dg/ext/attr-trailing1.C | 14 + gcc/testsuite/g++.dg/ext/attrib61.C | 26 + gcc/testsuite/g++.dg/ext/builtin14.C | 4 + gcc/testsuite/g++.dg/ext/flexary36.C | 123 + gcc/testsuite/g++.dg/ext/instantiate2.C | 3 +- gcc/testsuite/g++.dg/ext/is_constructible4.C | 18 + gcc/testsuite/g++.dg/ext/is_final.C | 14 + gcc/testsuite/g++.dg/ext/vector37.C | 29 + gcc/testsuite/g++.dg/ext/visibility/ref-temp1.C | 11 + gcc/testsuite/g++.dg/gcov/pr16855.C | 10 +- gcc/testsuite/g++.dg/gomp/lastprivate-1.C | 16 + gcc/testsuite/g++.dg/gomp/openmp-simd-2.C | 2 - gcc/testsuite/g++.dg/gomp/pr91118-1.C | 12 + gcc/testsuite/g++.dg/gomp/pr91118-2.C | 14 + gcc/testsuite/g++.dg/gomp/pr92504.C | 29 + gcc/testsuite/g++.dg/init/array53.C | 33 + gcc/testsuite/g++.dg/init/array54.C | 13 + gcc/testsuite/g++.dg/init/array55.C | 27 + gcc/testsuite/g++.dg/init/array56.C | 107 + gcc/testsuite/g++.dg/ipa/pr93223.C | 62 + .../g++.dg/lookup/missing-std-include-5.C | 1 + .../g++.dg/lookup/missing-std-include-6.C | 9 - .../g++.dg/lookup/missing-std-include-8.C | 9 + gcc/testsuite/g++.dg/lookup/pr91826.C | 16 + gcc/testsuite/g++.dg/lto/pr90939_0.C | 64 + gcc/testsuite/g++.dg/lto/pr90939_1.C | 45 + gcc/testsuite/g++.dg/lto/pr91572_0.C | 12 + gcc/testsuite/g++.dg/opt/pr91351.C | 38 + gcc/testsuite/g++.dg/opt/pr91838.C | 11 + gcc/testsuite/g++.dg/opt/pr92007.C | 32 + gcc/testsuite/g++.dg/opt/pr92644.C | 6 + gcc/testsuite/g++.dg/other/i386-2.C | 2 +- gcc/testsuite/g++.dg/other/i386-3.C | 2 +- gcc/testsuite/g++.dg/other/pr92201.C | 7 + gcc/testsuite/g++.dg/overload/bit-field1.C | 18 + gcc/testsuite/g++.dg/parse/friend13.C | 16 + gcc/testsuite/g++.dg/parse/operator8.C | 13 + gcc/testsuite/g++.dg/parse/repo1.C | 1 + gcc/testsuite/g++.dg/pch/pr90326.C | 9 + gcc/testsuite/g++.dg/pch/pr90326.Hs | 1 + gcc/testsuite/g++.dg/pr71694.C | 1 + gcc/testsuite/g++.dg/pr91173.C | 45 + gcc/testsuite/g++.dg/pr92022.C | 13 + gcc/testsuite/g++.dg/rtti/repo1.C | 1 + gcc/testsuite/g++.dg/template/deduce4.C | 17 + gcc/testsuite/g++.dg/template/deduce5.C | 17 + gcc/testsuite/g++.dg/template/deduce6.C | 17 + gcc/testsuite/g++.dg/template/deduce7.C | 10 + gcc/testsuite/g++.dg/template/repo1.C | 1 + gcc/testsuite/g++.dg/template/repo10.C | 1 + gcc/testsuite/g++.dg/template/repo11.C | 1 + gcc/testsuite/g++.dg/template/repo2.C | 1 + gcc/testsuite/g++.dg/template/repo3.C | 1 + gcc/testsuite/g++.dg/template/repo4.C | 1 + gcc/testsuite/g++.dg/template/repo5.C | 1 + gcc/testsuite/g++.dg/template/repo6.C | 1 + gcc/testsuite/g++.dg/template/repo7.C | 1 + gcc/testsuite/g++.dg/template/repo8.C | 1 + gcc/testsuite/g++.dg/template/repo9.C | 1 + gcc/testsuite/g++.dg/torture/pr34850.C | 3 +- gcc/testsuite/g++.dg/torture/pr90194.C | 18 + gcc/testsuite/g++.dg/torture/pr90313.cc | 33 + gcc/testsuite/g++.dg/torture/pr90982.C | 23 + gcc/testsuite/g++.dg/torture/pr91155.C | 18 + gcc/testsuite/g++.dg/torture/pr91280.C | 223 + gcc/testsuite/g++.dg/torture/pr91355.C | 28 + gcc/testsuite/g++.dg/torture/pr91606.C | 109 + gcc/testsuite/g++.dg/torture/pr92384.C | 38 + gcc/testsuite/g++.dg/torture/pr93246.C | 31 + gcc/testsuite/g++.dg/tree-ssa/tail-call-1.C | 11 + .../g++.dg/warn/Wimplicit-fallthrough-4.C | 22 + gcc/testsuite/g++.dg/warn/Wreturn-local-addr-6.C | 29 + gcc/testsuite/g++.dg/warn/Wsign-conversion-5.C | 18 + gcc/testsuite/g++.dg/warn/Wsuggest-override-2.C | 9 + gcc/testsuite/g++.dg/warn/Wunused-var-35.C | 3 +- gcc/testsuite/g++.dg/warn/ctor-dtor-privacy-4.C | 5 + gcc/testsuite/g++.dg/warn/ctor-dtor-privacy-4.h | 7 + gcc/testsuite/g++.dg/warn/inline3.C | 20 + gcc/testsuite/g++.old-deja/g++.pt/instantiate4.C | 3 +- gcc/testsuite/g++.old-deja/g++.pt/instantiate6.C | 1 + gcc/testsuite/g++.old-deja/g++.pt/repo1.C | 1 + gcc/testsuite/g++.old-deja/g++.pt/repo2.C | 1 + gcc/testsuite/g++.old-deja/g++.pt/repo3.C | 1 + gcc/testsuite/g++.old-deja/g++.pt/repo4.C | 1 + gcc/testsuite/g++.target/i386/mv28.C | 26 + gcc/testsuite/g++.target/i386/pr57362.C | 2 +- gcc/testsuite/g++.target/i386/pr85334-1.C | 55 + gcc/testsuite/g++.target/i386/pr85334-2.C | 48 + gcc/testsuite/g++.target/i386/pr90187.C | 15 + gcc/testsuite/g++.target/i386/pr90303.C | 8 + gcc/testsuite/g++.target/i386/pr94046-1.C | 55 + gcc/testsuite/g++.target/i386/pr94046-2.C | 5 + gcc/testsuite/gcc.c-torture/compile/20191108-1.c | 14 + gcc/testsuite/gcc.c-torture/compile/pr84305.c | 4 - gcc/testsuite/gcc.c-torture/compile/pr90840.c | 19 + gcc/testsuite/gcc.c-torture/compile/pr91001.c | 31 + gcc/testsuite/gcc.c-torture/compile/pr92056.c | 18 + gcc/testsuite/gcc.c-torture/compile/pr92231.c | 9 + gcc/testsuite/gcc.c-torture/compile/pr93333.c | 10 + gcc/testsuite/gcc.c-torture/compile/pr93335.c | 98 + gcc/testsuite/gcc.c-torture/compile/pr93348-1.c | 5 + gcc/testsuite/gcc.c-torture/compile/pr93505.c | 15 + gcc/testsuite/gcc.c-torture/compile/pr93949.c | 7 + gcc/testsuite/gcc.c-torture/execute/20190820-1.c | 111 + gcc/testsuite/gcc.c-torture/execute/20190901-1.c | 36 + gcc/testsuite/gcc.c-torture/execute/20191023-1.c | 73 + .../gcc.c-torture/execute/builtins/builtins.exp | 2 +- gcc/testsuite/gcc.c-torture/execute/pr90311.c | 16 + gcc/testsuite/gcc.c-torture/execute/pr90949.c | 42 + gcc/testsuite/gcc.c-torture/execute/pr91137.c | 34 + gcc/testsuite/gcc.c-torture/execute/pr91450-1.c | 88 + gcc/testsuite/gcc.c-torture/execute/pr91450-2.c | 76 + gcc/testsuite/gcc.c-torture/execute/pr91597.c | 48 + gcc/testsuite/gcc.c-torture/execute/pr91632.c | 30 + gcc/testsuite/gcc.c-torture/execute/pr91635.c | 57 + gcc/testsuite/gcc.c-torture/execute/pr92904.c | 395 + gcc/testsuite/gcc.c-torture/execute/pr93402.c | 21 + gcc/testsuite/gcc.c-torture/execute/pr93434.c | 36 + gcc/testsuite/gcc.c-torture/execute/pr93744-1.c | 14 + gcc/testsuite/gcc.c-torture/execute/pr93744-2.c | 21 + gcc/testsuite/gcc.c-torture/execute/pr93744-3.c | 21 + gcc/testsuite/gcc.c-torture/execute/pr93908.c | 54 + gcc/testsuite/gcc.c-torture/execute/pr93945.c | 45 + gcc/testsuite/gcc.dg/Warray-bounds-43.c | 133 + gcc/testsuite/gcc.dg/Wnonnull.c | 9 +- gcc/testsuite/gcc.dg/asan/pr87930.c | 2 +- gcc/testsuite/gcc.dg/attr-copy-6.c | 1 + gcc/testsuite/gcc.dg/autopar/pr90211.c | 24 + gcc/testsuite/gcc.dg/autopar/pr91162.c | 25 + gcc/testsuite/gcc.dg/c11-static-assert-10.c | 9 + gcc/testsuite/gcc.dg/c99-const-expr-15.c | 9 + gcc/testsuite/gcc.dg/completion-5.c | 7 + gcc/testsuite/gcc.dg/cpp/isysroot-1.c | 11 +- .../gcc.dg/cpp/usr/include/{stdio.h => example.h} | 0 gcc/testsuite/gcc.dg/darwin-minversion-1.c | 2 +- gcc/testsuite/gcc.dg/darwin-minversion-2.c | 2 +- gcc/testsuite/gcc.dg/darwin-minversion-link.c | 26 + gcc/testsuite/gcc.dg/darwin-version-1.c | 8 +- gcc/testsuite/gcc.dg/darwin-weakimport-3.c | 17 +- .../gcc.dg/dfp/bid-non-canonical-d128-1.c | 30 + .../gcc.dg/dfp/bid-non-canonical-d128-2.c | 42 + .../gcc.dg/dfp/bid-non-canonical-d128-3.c | 5 + .../gcc.dg/dfp/bid-non-canonical-d128-4.c | 6 + gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d32-1.c | 26 + gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d32-2.c | 5 + gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d64-1.c | 26 + gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d64-2.c | 5 + gcc/testsuite/gcc.dg/gomp/pr78884.c | 16 + gcc/testsuite/gcc.dg/gomp/pr90637.c | 14 + gcc/testsuite/gcc.dg/gomp/pr90900.c | 11 + gcc/testsuite/gcc.dg/gomp/pr91063.c | 17 + gcc/testsuite/gcc.dg/gomp/pr91216.c | 20 + gcc/testsuite/gcc.dg/inline-42.c | 50 + gcc/testsuite/gcc.dg/inline-43.c | 50 + gcc/testsuite/gcc.dg/ipa/ipcp-agg-12.c | 53 + gcc/testsuite/gcc.dg/pr57438-2.c | 23 - gcc/testsuite/gcc.dg/pr84032.c | 23 + gcc/testsuite/gcc.dg/pr87600.h | 2 +- gcc/testsuite/gcc.dg/pr87979.c | 11 + gcc/testsuite/gcc.dg/pr89435.c | 21 + gcc/testsuite/gcc.dg/pr89795.c | 25 + gcc/testsuite/gcc.dg/pr90037.c | 161 + gcc/testsuite/gcc.dg/pr90648.c | 8 + gcc/testsuite/gcc.dg/pr90733.c | 22 + gcc/testsuite/gcc.dg/pr90756.c | 27 + gcc/testsuite/gcc.dg/pr90760.c | 9 + gcc/testsuite/gcc.dg/pr90892.c | 14 + gcc/testsuite/gcc.dg/pr90898.c | 16 + gcc/testsuite/gcc.dg/pr91269.c | 70 + gcc/testsuite/gcc.dg/pr91720.c | 22 + gcc/testsuite/gcc.dg/pr91734.c | 97 + gcc/testsuite/gcc.dg/pr91885.c | 47 + gcc/testsuite/gcc.dg/pr92430.c | 25 + gcc/testsuite/gcc.dg/pr92591-1.c | 11 + gcc/testsuite/gcc.dg/pr92591-2.c | 5 + gcc/testsuite/gcc.dg/pr92768.c | 7 + gcc/testsuite/gcc.dg/pr93054.c | 10 + gcc/testsuite/gcc.dg/pr93576.c | 10 + gcc/testsuite/gcc.dg/pr93820.c | 26 + gcc/testsuite/gcc.dg/pr94002.c | 13 + gcc/testsuite/gcc.dg/strlenopt-26.c | 3 +- gcc/testsuite/gcc.dg/strlenopt-67.c | 52 + gcc/testsuite/gcc.dg/torture/20190327-1.c | 1 + gcc/testsuite/gcc.dg/torture/pr90020.c | 1 + gcc/testsuite/gcc.dg/torture/pr90278.c | 13 + gcc/testsuite/gcc.dg/torture/pr90328.c | 24 + gcc/testsuite/gcc.dg/torture/pr90402-1.c | 26 + gcc/testsuite/gcc.dg/torture/pr90972.c | 24 + gcc/testsuite/gcc.dg/torture/pr91126.c | 28 + gcc/testsuite/gcc.dg/torture/pr91145.c | 16 + gcc/testsuite/gcc.dg/torture/pr91178-2.c | 11 + gcc/testsuite/gcc.dg/torture/pr91178.c | 11 + gcc/testsuite/gcc.dg/torture/pr91200.c | 32 + gcc/testsuite/gcc.dg/torture/pr91445.c | 22 + gcc/testsuite/gcc.dg/torture/pr91812.c | 26 + gcc/testsuite/gcc.dg/torture/pr92222.c | 17 + gcc/testsuite/gcc.dg/torture/pr92704.c | 24 + gcc/testsuite/gcc.dg/torture/pr93381.c | 25 + .../gcc.dg/torture/stackalign/builtin-return-2.c | 40 + gcc/testsuite/gcc.dg/tree-prof/section-attr-1.c | 2 +- gcc/testsuite/gcc.dg/tree-prof/section-attr-2.c | 2 +- gcc/testsuite/gcc.dg/tree-prof/section-attr-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/20030710-1.c | 10 +- gcc/testsuite/gcc.dg/tree-ssa/gen-vect-11.c | 6 +- gcc/testsuite/gcc.dg/tree-ssa/gen-vect-26.c | 5 +- gcc/testsuite/gcc.dg/tree-ssa/gen-vect-28.c | 5 +- gcc/testsuite/gcc.dg/tree-ssa/gen-vect-32.c | 4 + gcc/testsuite/gcc.dg/tree-ssa/isolate-2.c | 6 +- gcc/testsuite/gcc.dg/tree-ssa/isolate-4.c | 4 +- gcc/testsuite/gcc.dg/tree-ssa/pr19431.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr37508.c | 6 +- gcc/testsuite/gcc.dg/tree-ssa/pr88676-2.c | 30 + gcc/testsuite/gcc.dg/tree-ssa/pr91091-1.c | 23 + gcc/testsuite/gcc.dg/tree-ssa/pr91091-2.c | 15 + gcc/testsuite/gcc.dg/tree-ssa/pr92930.c | 19 + gcc/testsuite/gcc.dg/tree-ssa/reassoc-24.c | 4 +- gcc/testsuite/gcc.dg/tree-ssa/reassoc-25.c | 4 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-78.c | 27 + gcc/testsuite/gcc.dg/tsan/pr88017.c | 2 +- gcc/testsuite/gcc.dg/tsan/pr90208-1.c | 5 + gcc/testsuite/gcc.dg/tsan/pr90208-2.c | 20 + gcc/testsuite/gcc.dg/uninit-19.c | 4 +- gcc/testsuite/gcc.dg/unroll-and-jam.c | 24 +- gcc/testsuite/gcc.dg/vect/pr91293-1.c | 19 + gcc/testsuite/gcc.dg/vect/pr91293-2.c | 19 + gcc/testsuite/gcc.dg/vect/pr91293-3.c | 20 + gcc/testsuite/gcc.dg/vect/pr91665.c | 15 + gcc/testsuite/gcc.dg/vect/pr92420.c | 48 + gcc/testsuite/gcc.dg/vect/pr92710.c | 12 + gcc/testsuite/gcc.dg/vect/pr92723.c | 9 + gcc/testsuite/gcc.dg/vect/pr93767.c | 13 + gcc/testsuite/gcc.dg/vect/slp-perm-12.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-fma-3.c | 17 + gcc/testsuite/gcc.dg/vect/vect-over-widen-17.c | 5 +- gcc/testsuite/gcc.dg/vect/vect-simd-1.c | 64 + gcc/testsuite/gcc.dg/vect/vect-simd-2.c | 18 + gcc/testsuite/gcc.dg/vect/vect-simd-3.c | 17 + gcc/testsuite/gcc.dg/vect/vect-simd-4.c | 18 + gcc/testsuite/gcc.target/aarch64/bti-1.c | 1 + .../gcc.target/aarch64/no-inline-lrint_3.c | 17 + .../aarch64/nosplit-di-const-volatile_1.c | 15 + gcc/testsuite/gcc.target/aarch64/pr92424-2.c | 12 + gcc/testsuite/gcc.target/aarch64/pr92424-3.c | 12 + .../gcc.target/aarch64/torture/simd-abi-4.c | 3 +- gcc/testsuite/gcc.target/aarch64/va_arg_1.c | 2 +- gcc/testsuite/gcc.target/arc/delay-slot-limm.c | 52 + gcc/testsuite/gcc.target/arc/pic-2.c | 23 + gcc/testsuite/gcc.target/arc/pr89838.c | 16 + gcc/testsuite/gcc.target/arc/tls-2.c | 14 + gcc/testsuite/gcc.target/arc/tls-3.c | 19 + gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c | 14 + gcc/testsuite/gcc.target/arm/multilib.exp | 38 + gcc/testsuite/gcc.target/arm/pr45701-1.c | 2 +- gcc/testsuite/gcc.target/arm/pr45701-2.c | 2 +- gcc/testsuite/gcc.target/arm/pr88167-1.c | 15 + gcc/testsuite/gcc.target/arm/pr88167-2.c | 18 + gcc/testsuite/gcc.target/arm/pr89190.c | 15 + .../gcc.target/arm/pure-code/no-literal-pool.c | 14 +- .../gcc.target/arm/pure-code/pure-code.exp | 9 +- gcc/testsuite/gcc.target/arm/thumb1-Os-mult.c | 1 + gcc/testsuite/gcc.target/i386/attr-aligned-2.c | 4 +- gcc/testsuite/gcc.target/i386/avx-pr93637.c | 17 + gcc/testsuite/gcc.target/i386/avx2-pr93418.c | 20 + .../gcc.target/i386/avx512bitalg-vpopcntb-1.c | 2 +- .../gcc.target/i386/avx512bitalg-vpopcntb.c | 2 +- .../gcc.target/i386/avx512bitalg-vpopcntbvl.c | 4 +- .../gcc.target/i386/avx512bitalg-vpopcntw-1.c | 2 +- .../gcc.target/i386/avx512bitalg-vpopcntw.c | 2 +- .../gcc.target/i386/avx512bitalg-vpopcntwvl.c | 4 +- gcc/testsuite/gcc.target/i386/avx512bw-pr91150.c | 37 + gcc/testsuite/gcc.target/i386/avx512bw-pr91157.c | 6 + gcc/testsuite/gcc.target/i386/avx512bw-pr93673.c | 30 + .../gcc.target/i386/avx512bw-vpmovswb-1.c | 1 + .../gcc.target/i386/avx512bw-vpmovuswb-1.c | 1 + gcc/testsuite/gcc.target/i386/avx512bw-vpmovwb-1.c | 1 + gcc/testsuite/gcc.target/i386/avx512dq-pr90991-1.c | 47 + gcc/testsuite/gcc.target/i386/avx512dq-pr93673.c | 20 + gcc/testsuite/gcc.target/i386/avx512f-pr91157.c | 29 + gcc/testsuite/gcc.target/i386/avx512f-pr93673.c | 20 + .../gcc.target/i386/avx512vbmi2-vpshld-1.c | 34 + .../gcc.target/i386/avx512vbmi2-vpshrd-1.c | 34 + gcc/testsuite/gcc.target/i386/avx512vl-pr93009.c | 38 + gcc/testsuite/gcc.target/i386/avx512vl-pr93670.c | 77 + .../gcc.target/i386/avx512vpopcntdq-vpopcntd-1.c | 2 +- .../gcc.target/i386/avx512vpopcntdq-vpopcntd.c | 6 +- .../gcc.target/i386/avx512vpopcntdq-vpopcntq-1.c | 2 +- .../gcc.target/i386/avx512vpopcntdq-vpopcntq.c | 6 +- gcc/testsuite/gcc.target/i386/cet-notrack-5a.c | 3 +- gcc/testsuite/gcc.target/i386/cet-notrack-5b.c | 3 +- gcc/testsuite/gcc.target/i386/cet-notrack-6b.c | 3 +- gcc/testsuite/gcc.target/i386/cet-notrack-icf-1.c | 4 +- gcc/testsuite/gcc.target/i386/cet-notrack-icf-2.c | 2 +- gcc/testsuite/gcc.target/i386/cet-notrack-icf-3.c | 4 +- gcc/testsuite/gcc.target/i386/cet-notrack-icf-4.c | 2 +- gcc/testsuite/gcc.target/i386/cet-sjlj-3.c | 2 +- gcc/testsuite/gcc.target/i386/cet-sjlj-5.c | 2 +- gcc/testsuite/gcc.target/i386/cet-sjlj-6b.c | 1 + gcc/testsuite/gcc.target/i386/falign-functions-2.c | 1 + gcc/testsuite/gcc.target/i386/falign-functions-3.c | 9 +- gcc/testsuite/gcc.target/i386/fentry-override.c | 1 + gcc/testsuite/gcc.target/i386/fentry.c | 1 + gcc/testsuite/gcc.target/i386/fentryname1.c | 1 + gcc/testsuite/gcc.target/i386/fentryname2.c | 1 + gcc/testsuite/gcc.target/i386/fentryname3.c | 1 + .../gcc.target/i386/fuse-caller-save-rec.c | 8 +- .../gcc.target/i386/fuse-caller-save-xmm.c | 16 +- gcc/testsuite/gcc.target/i386/fuse-caller-save.c | 8 +- gcc/testsuite/gcc.target/i386/indirect-thunk-1.c | 13 +- gcc/testsuite/gcc.target/i386/indirect-thunk-2.c | 13 +- gcc/testsuite/gcc.target/i386/indirect-thunk-3.c | 13 +- gcc/testsuite/gcc.target/i386/indirect-thunk-4.c | 13 +- gcc/testsuite/gcc.target/i386/indirect-thunk-7.c | 11 +- .../gcc.target/i386/indirect-thunk-attr-1.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-2.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-3.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-4.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-5.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-6.c | 13 +- .../gcc.target/i386/indirect-thunk-attr-7.c | 11 +- .../gcc.target/i386/indirect-thunk-attr-8.c | 9 +- .../gcc.target/i386/indirect-thunk-extern-1.c | 13 +- .../gcc.target/i386/indirect-thunk-extern-2.c | 13 +- .../gcc.target/i386/indirect-thunk-extern-3.c | 13 +- .../gcc.target/i386/indirect-thunk-extern-4.c | 10 +- .../gcc.target/i386/indirect-thunk-extern-7.c | 9 +- .../gcc.target/i386/indirect-thunk-inline-1.c | 13 +- .../gcc.target/i386/indirect-thunk-inline-2.c | 13 +- .../gcc.target/i386/indirect-thunk-inline-3.c | 13 +- .../gcc.target/i386/indirect-thunk-inline-4.c | 13 +- .../gcc.target/i386/indirect-thunk-inline-7.c | 9 +- .../gcc.target/i386/indirect-thunk-register-1.c | 11 +- .../gcc.target/i386/indirect-thunk-register-2.c | 9 +- .../gcc.target/i386/indirect-thunk-register-3.c | 9 +- .../gcc.target/i386/indirect-thunk-register-4.c | 3 +- gcc/testsuite/gcc.target/i386/memcpy-strategy-3.c | 5 +- gcc/testsuite/gcc.target/i386/memset-strategy-1.c | 6 +- gcc/testsuite/gcc.target/i386/mvc14.c | 16 + gcc/testsuite/gcc.target/i386/nop-mcount.c | 1 + gcc/testsuite/gcc.target/i386/pconfig-1.c | 2 +- gcc/testsuite/gcc.target/i386/pr18041-1.c | 4 +- gcc/testsuite/gcc.target/i386/pr18041-2.c | 4 +- gcc/testsuite/gcc.target/i386/pr22076.c | 2 + gcc/testsuite/gcc.target/i386/pr24414.c | 1 + gcc/testsuite/gcc.target/i386/pr32219-1.c | 12 +- gcc/testsuite/gcc.target/i386/pr32219-2.c | 11 +- gcc/testsuite/gcc.target/i386/pr32219-3.c | 17 +- gcc/testsuite/gcc.target/i386/pr32219-4.c | 10 +- gcc/testsuite/gcc.target/i386/pr32219-5.c | 10 +- gcc/testsuite/gcc.target/i386/pr32219-6.c | 15 +- gcc/testsuite/gcc.target/i386/pr32219-7.c | 16 +- gcc/testsuite/gcc.target/i386/pr32219-8.c | 12 +- gcc/testsuite/gcc.target/i386/pr39013-1.c | 8 +- gcc/testsuite/gcc.target/i386/pr39013-2.c | 8 +- gcc/testsuite/gcc.target/i386/pr49866.c | 1 + gcc/testsuite/gcc.target/i386/pr52146.c | 1 + gcc/testsuite/gcc.target/i386/pr52698.c | 1 + gcc/testsuite/gcc.target/i386/pr52857-1.c | 1 + gcc/testsuite/gcc.target/i386/pr52857-2.c | 1 + gcc/testsuite/gcc.target/i386/pr52876.c | 1 + gcc/testsuite/gcc.target/i386/pr53698.c | 1 + gcc/testsuite/gcc.target/i386/pr54157.c | 1 + gcc/testsuite/gcc.target/i386/pr55049-1.c | 1 + gcc/testsuite/gcc.target/i386/pr55093.c | 1 + gcc/testsuite/gcc.target/i386/pr55116-1.c | 1 + gcc/testsuite/gcc.target/i386/pr55116-2.c | 1 + gcc/testsuite/gcc.target/i386/pr55597.c | 1 + gcc/testsuite/gcc.target/i386/pr59874-3.c | 3 +- gcc/testsuite/gcc.target/i386/pr59929.c | 1 + gcc/testsuite/gcc.target/i386/pr61599-1.c | 1 + gcc/testsuite/gcc.target/i386/pr63538.c | 4 +- gcc/testsuite/gcc.target/i386/pr64317.c | 11 +- gcc/testsuite/gcc.target/i386/pr65782.c | 16 + gcc/testsuite/gcc.target/i386/pr66470.c | 1 + gcc/testsuite/gcc.target/i386/pr66819-3.c | 2 +- gcc/testsuite/gcc.target/i386/pr66819-4.c | 2 +- gcc/testsuite/gcc.target/i386/pr67985-2.c | 2 +- gcc/testsuite/gcc.target/i386/pr70738-7.c | 2 +- gcc/testsuite/gcc.target/i386/pr77881.c | 4 +- gcc/testsuite/gcc.target/i386/pr81563.c | 3 +- gcc/testsuite/gcc.target/i386/pr82659-3.c | 1 + gcc/testsuite/gcc.target/i386/pr82662.c | 2 +- gcc/testsuite/gcc.target/i386/pr82699-2.c | 1 + gcc/testsuite/gcc.target/i386/pr82699-4.c | 1 + gcc/testsuite/gcc.target/i386/pr82699-5.c | 1 + gcc/testsuite/gcc.target/i386/pr82699-6.c | 1 + gcc/testsuite/gcc.target/i386/pr85667-10.c | 21 + gcc/testsuite/gcc.target/i386/pr85667-7.c | 36 + gcc/testsuite/gcc.target/i386/pr85667-8.c | 21 + gcc/testsuite/gcc.target/i386/pr85667-9.c | 36 + gcc/testsuite/gcc.target/i386/pr86257.c | 2 +- gcc/testsuite/gcc.target/i386/pr87853.c | 20 + gcc/testsuite/gcc.target/i386/pr90178.c | 13 + gcc/testsuite/gcc.target/i386/pr90193.c | 21 + gcc/testsuite/gcc.target/i386/pr90547.c | 21 + gcc/testsuite/gcc.target/i386/pr90867.c | 30 + gcc/testsuite/gcc.target/i386/pr90899.c | 6 + gcc/testsuite/gcc.target/i386/pr91131.c | 19 + gcc/testsuite/gcc.target/i386/pr91298-1.c | 15 + gcc/testsuite/gcc.target/i386/pr91298-2.c | 6 + gcc/testsuite/gcc.target/i386/pr91623.c | 32 + gcc/testsuite/gcc.target/i386/pr91704.c | 14 + gcc/testsuite/gcc.target/i386/pr92225.c | 19 + gcc/testsuite/gcc.target/i386/pr92615.c | 45 + gcc/testsuite/gcc.target/i386/pr93088.c | 5 + gcc/testsuite/gcc.target/i386/pr93656.c | 4 + gcc/testsuite/gcc.target/i386/pr93696-1.c | 79 + gcc/testsuite/gcc.target/i386/pr93696-2.c | 79 + gcc/testsuite/gcc.target/i386/pr93743.c | 30 + gcc/testsuite/gcc.target/i386/ptwrite2.c | 4 +- gcc/testsuite/gcc.target/i386/ret-thunk-1.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-10.c | 13 +- gcc/testsuite/gcc.target/i386/ret-thunk-11.c | 13 +- gcc/testsuite/gcc.target/i386/ret-thunk-12.c | 13 +- gcc/testsuite/gcc.target/i386/ret-thunk-13.c | 13 +- gcc/testsuite/gcc.target/i386/ret-thunk-14.c | 15 +- gcc/testsuite/gcc.target/i386/ret-thunk-15.c | 15 +- gcc/testsuite/gcc.target/i386/ret-thunk-16.c | 11 +- gcc/testsuite/gcc.target/i386/ret-thunk-2.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-22.c | 12 +- gcc/testsuite/gcc.target/i386/ret-thunk-23.c | 12 +- gcc/testsuite/gcc.target/i386/ret-thunk-24.c | 12 +- gcc/testsuite/gcc.target/i386/ret-thunk-3.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-4.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-5.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-6.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-7.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-8.c | 6 +- gcc/testsuite/gcc.target/i386/ret-thunk-9.c | 17 +- gcc/testsuite/gcc.target/i386/returninst1.c | 1 + gcc/testsuite/gcc.target/i386/returninst2.c | 1 + gcc/testsuite/gcc.target/i386/returninst3.c | 1 + .../gcc.target/i386/spellcheck-options-5.c | 5 + gcc/testsuite/gcc.target/i386/sse-12.c | 2 +- gcc/testsuite/gcc.target/i386/sse-13.c | 2 +- gcc/testsuite/gcc.target/i386/sse-14.c | 56 +- gcc/testsuite/gcc.target/i386/sse-22.c | 58 +- gcc/testsuite/gcc.target/i386/stack-prot-sym.c | 1 + gcc/testsuite/gcc.target/i386/wbinvd-1.c | 2 +- gcc/testsuite/gcc.target/i386/wbnoinvd-1.c | 2 +- gcc/testsuite/gcc.target/mips/cfgcleanup-jalr1.c | 19 + gcc/testsuite/gcc.target/mips/cfgcleanup-jalr2.c | 23 + gcc/testsuite/gcc.target/mips/cfgcleanup-jalr3.c | 23 + gcc/testsuite/gcc.target/mips/dwarfregtable-1.c | 5 + gcc/testsuite/gcc.target/mips/dwarfregtable-2.c | 5 + gcc/testsuite/gcc.target/mips/dwarfregtable-3.c | 5 + gcc/testsuite/gcc.target/mips/dwarfregtable-4.c | 5 + gcc/testsuite/gcc.target/mips/dwarfregtable.h | 22 + gcc/testsuite/gcc.target/mips/get-fcsr-3.c | 9 + gcc/testsuite/gcc.target/mips/msa-fmadd-n64.c | 101 + gcc/testsuite/gcc.target/mips/msa-fmadd-o32.c | 101 + gcc/testsuite/gcc.target/mips/pr91769.c | 19 + gcc/testsuite/gcc.target/powerpc/20050603-3.c | 5 +- gcc/testsuite/gcc.target/powerpc/bfp/bfp.exp | 6 +- gcc/testsuite/gcc.target/powerpc/bmi2-bzhi64-1a.c | 2 +- gcc/testsuite/gcc.target/powerpc/builtins-1.c | 8 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 1 + gcc/testsuite/gcc.target/powerpc/darn-3.c | 16 + gcc/testsuite/gcc.target/powerpc/darwin-bool-1.c | 2 + gcc/testsuite/gcc.target/powerpc/dfp/dfp.exp | 7 +- gcc/testsuite/gcc.target/powerpc/pr64205.c | 1 + gcc/testsuite/gcc.target/powerpc/pr70010-1.c | 18 + gcc/testsuite/gcc.target/powerpc/pr70010-2.c | 18 + gcc/testsuite/gcc.target/powerpc/pr70010-3.c | 17 + gcc/testsuite/gcc.target/powerpc/pr70010-4.c | 17 + gcc/testsuite/gcc.target/powerpc/pr70010.c | 19 + gcc/testsuite/gcc.target/powerpc/pr71785.c | 7 +- gcc/testsuite/gcc.target/powerpc/pr72804.c | 16 +- gcc/testsuite/gcc.target/powerpc/pr79909.c | 1 + gcc/testsuite/gcc.target/powerpc/pr80125.c | 2 +- gcc/testsuite/gcc.target/powerpc/pr89424-0.c | 76 + gcc/testsuite/gcc.target/powerpc/pr89765-mc.c | 400 + gcc/testsuite/gcc.target/powerpc/pr91275.c | 26 + gcc/testsuite/gcc.target/powerpc/pr92090-2.c | 45 + gcc/testsuite/gcc.target/powerpc/pr92090.c | 43 + gcc/testsuite/gcc.target/powerpc/pr92098-int-1.c | 126 + gcc/testsuite/gcc.target/powerpc/pr92098-int-2.c | 126 + gcc/testsuite/gcc.target/powerpc/pr92398.h | 17 + gcc/testsuite/gcc.target/powerpc/pr92398.p9+.c | 12 + gcc/testsuite/gcc.target/powerpc/pr92398.p9-.c | 10 + gcc/testsuite/gcc.target/powerpc/pr93073.c | 16 + gcc/testsuite/gcc.target/powerpc/pr93800.c | 14 + .../powerpc/pure-builtin-redundant-load.c | 47 + .../gcc.target/powerpc/safe-indirect-jump-1.c | 1 + .../gcc.target/powerpc/safe-indirect-jump-7.c | 1 + gcc/testsuite/gcc.target/powerpc/spec-barr-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse4_1-check.h | 27 + gcc/testsuite/gcc.target/powerpc/sse4_1-pblendvb.c | 71 + .../gcc.target/powerpc/sse4_1-pblendw-2.c | 80 + gcc/testsuite/gcc.target/powerpc/sse4_1-pblendw.c | 89 + .../gcc.target/powerpc/stabs-attrib-vect-darwin.c | 1 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-10c.c | 155 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-10d.c | 155 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-11c.c | 149 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-11d.c | 149 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-12c.c | 112 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-12d.c | 112 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-13a.c | 2 +- gcc/testsuite/gcc.target/powerpc/vsx-builtin-13b.c | 2 +- gcc/testsuite/gcc.target/powerpc/vsx-builtin-13c.c | 115 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-13d.c | 115 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-14c.c | 149 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-14d.c | 149 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-15c.c | 151 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-15d.c | 151 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-16c.c | 180 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-16d.c | 163 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-17c.c | 154 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-17d.c | 154 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-18c.c | 148 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-18d.c | 148 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-19c.c | 122 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-19d.c | 122 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-20a.c | 2 +- gcc/testsuite/gcc.target/powerpc/vsx-builtin-20b.c | 2 +- gcc/testsuite/gcc.target/powerpc/vsx-builtin-20c.c | 115 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-20d.c | 115 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-9c.c | 164 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-9d.c | 164 + gcc/testsuite/gcc.target/riscv/pr93202.c | 10 + gcc/testsuite/gcc.target/riscv/pr93304.c | 19 + .../gcc.target/riscv/promote-type-for-libcall.c | 37 + gcc/testsuite/gcc.target/riscv/shift-shift-2.c | 16 +- gcc/testsuite/gcc.target/riscv/shift-shift-4.c | 13 + gcc/testsuite/gcc.target/riscv/shift-shift-5.c | 16 + gcc/testsuite/gcc.target/s390/pr89952.c | 12 + gcc/testsuite/gcc.target/s390/pr93908.c | 5 + gcc/testsuite/gcc.target/s390/s390.exp | 22 +- gcc/testsuite/gcc.target/s390/sigfpe-eh.c | 10 + gcc/testsuite/gcc.target/s390/vector/pr92950.c | 24 + gcc/testsuite/gcc.target/s390/vector/vec-shift-2.c | 24 + gcc/testsuite/gcc.target/sparc/20161111-1.c | 2 +- gcc/testsuite/gcc.target/sparc/overflow-1.c | 2 +- gcc/testsuite/gcc.target/sparc/overflow-2.c | 2 +- gcc/testsuite/gcc.target/sparc/overflow-3.c | 2 +- gcc/testsuite/gcc.target/sparc/overflow-4.c | 2 +- gcc/testsuite/gcc.target/sparc/overflow-5.c | 2 +- .../gcc.target/x86_64/abi/avx512f/abi-avx512f.exp | 1 - .../x86_64/abi/avx512f/asm-support-darwin.s | 93 + gcc/testsuite/gdc.dg/link.d | 2 +- gcc/testsuite/gdc.dg/runnable.d | 13 +- gcc/testsuite/gdc.dg/simd.d | 5 +- gcc/testsuite/gdc.test/README.gcc | 14 + gcc/testsuite/gdc.test/fail_compilation/fail2456.d | 110 + .../gdc.test/fail_compilation/test18312.d | 15 + gcc/testsuite/gdc.test/gdc-test.exp | 3 + gcc/testsuite/gdc.test/runnable/mars1.d | 6 +- gcc/testsuite/gdc.test/runnable/test12.d | 9 +- gcc/testsuite/gdc.test/runnable/test23.d | 29 +- gcc/testsuite/gdc.test/runnable/test42.d | 35 +- gcc/testsuite/gfortran.dg/ISO_Fortran_binding_1.c | 57 +- gcc/testsuite/gfortran.dg/ISO_Fortran_binding_12.c | 29 + .../gfortran.dg/ISO_Fortran_binding_12.f90 | 53 + gcc/testsuite/gfortran.dg/ISO_Fortran_binding_13.c | 12 + .../gfortran.dg/ISO_Fortran_binding_13.f90 | 39 + .../gfortran.dg/ISO_Fortran_binding_14.f90 | 41 + gcc/testsuite/gfortran.dg/ISO_Fortran_binding_17.c | 25 + .../gfortran.dg/ISO_Fortran_binding_17.f90 | 77 + .../gfortran.dg/ISO_Fortran_binding_4.f90 | 28 +- gcc/testsuite/gfortran.dg/allocated_1.f90 | 24 + gcc/testsuite/gfortran.dg/allocated_2.f90 | 16 + gcc/testsuite/gfortran.dg/allocated_3.f90 | 6 + gcc/testsuite/gfortran.dg/arith_divide_2.f90 | 9 + gcc/testsuite/gfortran.dg/assign_10.f90 | 2 +- gcc/testsuite/gfortran.dg/associate_48.f90 | 41 + gcc/testsuite/gfortran.dg/associate_49.f90 | 34 + gcc/testsuite/gfortran.dg/bind-c-intent-out.f90 | 42 + .../gfortran.dg/bind_c_array_params_3.f90 | 39 + .../gfortran.dg/bind_c_array_params_3_aux.c | 26 + .../gfortran.dg/char_pointer_assign_6.f90 | 4 +- gcc/testsuite/gfortran.dg/char_result_19.f90 | 24 + gcc/testsuite/gfortran.dg/char_result_mod_19.f90 | 18 + gcc/testsuite/gfortran.dg/class_70.f03 | 38 + gcc/testsuite/gfortran.dg/class_71.f90 | 13 + .../gfortran.dg/coarray/codimension_3.f90 | 76 + gcc/testsuite/gfortran.dg/dec_type_print_3.f90 | 4 +- .../gfortran.dg/deferred_character_33.f90 | 35 + .../gfortran.dg/deferred_character_33a.f90 | 9 + .../gfortran.dg/deferred_character_34.f90 | 10 + gcc/testsuite/gfortran.dg/dependency_56.f90 | 14 + gcc/testsuite/gfortran.dg/directive_unroll_5.f90 | 2 +- gcc/testsuite/gfortran.dg/do_subscript_3.f90 | 22 + gcc/testsuite/gfortran.dg/do_subscript_4.f90 | 11 + gcc/testsuite/gfortran.dg/do_subscript_5.f90 | 20 + gcc/testsuite/gfortran.dg/do_subscript_6.f90 | 11 + gcc/testsuite/gfortran.dg/eof_6.f90 | 23 + .../gfortran.dg/external_implicit_none_2.f90 | 28 + gcc/testsuite/gfortran.dg/external_procedure_4.f90 | 19 + gcc/testsuite/gfortran.dg/function_kinds_5.f90 | 1 + gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 | 17 + gcc/testsuite/gfortran.dg/goacc/pr84963.f90 | 2 +- gcc/testsuite/gfortran.dg/goacc/pr93329.f90 | 223 + gcc/testsuite/gfortran.dg/goacc/pr93463.f90 | 15 + gcc/testsuite/gfortran.dg/gomp/pr87752.f90 | 12 + gcc/testsuite/gfortran.dg/gomp/pr92977.f90 | 15 + gcc/testsuite/gfortran.dg/gomp/pr93555.f90 | 11 + .../gfortran.dg/gomp/target-parallel1.f90 | 4 + gcc/testsuite/gfortran.dg/gomp/teams1.f90 | 8 + gcc/testsuite/gfortran.dg/graphite/pr93439.f90 | 21 + gcc/testsuite/gfortran.dg/initialization_14.f90 | 6 +- gcc/testsuite/gfortran.dg/initialization_30.f90 | 21 + gcc/testsuite/gfortran.dg/inquire_pre.f90 | 68 + gcc/testsuite/gfortran.dg/inquiry_type_ref_5.f90 | 29 + .../gfortran.dg/integer_exponentiation_4.f90 | 8 +- .../gfortran.dg/integer_exponentiation_5.F90 | 2 - gcc/testsuite/gfortran.dg/iso_c_binding_char_1.f90 | 10 + gcc/testsuite/gfortran.dg/lrshift_1.f90 | 2 +- gcc/testsuite/gfortran.dg/matmul_blas_2.f90 | 25 + gcc/testsuite/gfortran.dg/module_error_1.f90 | 2 +- gcc/testsuite/gfortran.dg/no_range_check_1.f90 | 3 - gcc/testsuite/gfortran.dg/pdt_4.f03 | 4 +- gcc/testsuite/gfortran.dg/pointer_array_11.f90 | 90 + gcc/testsuite/gfortran.dg/pr47054_1.f90 | 15 + gcc/testsuite/gfortran.dg/pr47054_2.f90 | 41 + gcc/testsuite/gfortran.dg/pr68544.f90 | 13 + gcc/testsuite/gfortran.dg/pr69398.f90 | 11 + gcc/testsuite/gfortran.dg/pr69455_1.f90 | 14 + gcc/testsuite/gfortran.dg/pr69455_2.f90 | 13 + gcc/testsuite/gfortran.dg/pr69499.f90 | 7 + gcc/testsuite/gfortran.dg/pr70754.f90 | 13 +- gcc/testsuite/gfortran.dg/pr71649.f90 | 8 +- gcc/testsuite/gfortran.dg/pr77351.f90 | 6 +- gcc/testsuite/gfortran.dg/pr77632_1.f90 | 7 + gcc/testsuite/gfortran.dg/pr78719_1.f90 | 29 + gcc/testsuite/gfortran.dg/pr78719_2.f90 | 32 + gcc/testsuite/gfortran.dg/pr78719_3.f90 | 32 + gcc/testsuite/gfortran.dg/pr78739.f90 | 15 + gcc/testsuite/gfortran.dg/pr85543.f90 | 1 + gcc/testsuite/gfortran.dg/pr85687.f90 | 2 +- gcc/testsuite/gfortran.dg/pr86587.f90 | 18 + gcc/testsuite/gfortran.dg/pr87907.f90 | 23 + gcc/testsuite/gfortran.dg/pr87991.f90 | 11 + gcc/testsuite/gfortran.dg/pr87993.f90 | 8 + gcc/testsuite/gfortran.dg/pr88072.f90 | 30 + gcc/testsuite/gfortran.dg/pr89344.f90 | 15 + gcc/testsuite/gfortran.dg/pr89647.f90 | 33 + gcc/testsuite/gfortran.dg/pr89943_1.f90 | 31 + gcc/testsuite/gfortran.dg/pr89943_2.f90 | 33 + gcc/testsuite/gfortran.dg/pr89943_3.f90 | 28 + gcc/testsuite/gfortran.dg/pr89943_4.f90 | 29 + gcc/testsuite/gfortran.dg/pr90002.f90 | 6 + gcc/testsuite/gfortran.dg/pr90021.f90 | 21 + gcc/testsuite/gfortran.dg/pr90290.f90 | 7 + gcc/testsuite/gfortran.dg/pr90385.f90 | 6 + gcc/testsuite/gfortran.dg/pr91296.f90 | 27 + gcc/testsuite/gfortran.dg/pr91359_1.f | 17 + gcc/testsuite/gfortran.dg/pr91359_2.f | 17 + gcc/testsuite/gfortran.dg/pr91471.f90 | 14 + gcc/testsuite/gfortran.dg/pr91485.f90 | 24 + gcc/testsuite/gfortran.dg/pr91496.f90 | 38 + gcc/testsuite/gfortran.dg/pr91552.f90 | 10 + gcc/testsuite/gfortran.dg/pr91553.f90 | 8 + gcc/testsuite/gfortran.dg/pr91564.f90 | 16 + gcc/testsuite/gfortran.dg/pr91565.f90 | 17 + gcc/testsuite/gfortran.dg/pr91566.f90 | 14 + gcc/testsuite/gfortran.dg/pr91568.f | 11 + gcc/testsuite/gfortran.dg/pr91587.f90 | 12 + gcc/testsuite/gfortran.dg/pr91589.f90 | 15 + gcc/testsuite/gfortran.dg/pr91641.f90 | 7 + gcc/testsuite/gfortran.dg/pr91642.f90 | 19 + gcc/testsuite/gfortran.dg/pr91649.f90 | 23 + gcc/testsuite/gfortran.dg/pr91660_1.f90 | 9 + gcc/testsuite/gfortran.dg/pr91660_2.f90 | 9 + gcc/testsuite/gfortran.dg/pr91714.f90 | 10 + gcc/testsuite/gfortran.dg/pr91715.f90 | 5 + gcc/testsuite/gfortran.dg/pr91727.f90 | 9 + gcc/testsuite/gfortran.dg/pr91785.f90 | 8 + gcc/testsuite/gfortran.dg/pr91801.f90 | 7 + gcc/testsuite/gfortran.dg/pr91802.f90 | 9 + gcc/testsuite/gfortran.dg/pr91864.f90 | 22 + gcc/testsuite/gfortran.dg/pr91913.f90 | 5 + gcc/testsuite/gfortran.dg/pr91942.f90 | 10 + gcc/testsuite/gfortran.dg/pr92050.f90 | 53 + gcc/testsuite/gfortran.dg/pr92208.f90 | 39 + gcc/testsuite/gfortran.dg/pr92277.f90 | 32 + gcc/testsuite/gfortran.dg/pr92629.f90 | 11 + gcc/testsuite/gfortran.dg/pr92781.f90 | 11 + gcc/testsuite/gfortran.dg/pr92897.f90 | 8 + gcc/testsuite/gfortran.dg/pr92898.f90 | 6 + gcc/testsuite/gfortran.dg/pr93263_1.f90 | 29 + gcc/testsuite/gfortran.dg/pr93263_2.f90 | 24 + gcc/testsuite/gfortran.dg/pr93580.f90 | 13 + gcc/testsuite/gfortran.dg/pr93714_1.f90 | 11 + gcc/testsuite/gfortran.dg/pr93714_2.f90 | 11 + gcc/testsuite/gfortran.dg/pr93835.f08 | 8 + gcc/testsuite/gfortran.dg/proc_ptr_51.f90 | 38 + gcc/testsuite/gfortran.dg/select_type_48.f90 | 31 + gcc/testsuite/gfortran.dg/shiftalr_3.f90 | 42 + gcc/testsuite/gfortran.dg/spread_size_limit_2.f90 | 11 + gcc/testsuite/gfortran.dg/streamio_18.f90 | 23 + gcc/testsuite/gfortran.dg/submodule_22.f08 | 8 +- .../gfortran.dg/transpose_optimization_2.f90 | 2 +- .../gfortran.dg/unlimited_polymorphic_28.f90 | 2 +- gcc/testsuite/gfortran.dg/use_15.f90 | 4 +- gcc/testsuite/gfortran.dg/use_rename_8.f90 | 16 +- .../gfortran.dg/warn_unused_dummy_argument_5.f90 | 16 + gcc/testsuite/gnat.dg/addr14.adb | 24 + gcc/testsuite/gnat.dg/aliased2.adb | 23 + gcc/testsuite/gnat.dg/limited_with7.adb | 12 + gcc/testsuite/gnat.dg/limited_with7.ads | 7 + gcc/testsuite/gnat.dg/limited_with7_pkg.ads | 9 + gcc/testsuite/gnat.dg/lto23.adb | 20 + gcc/testsuite/gnat.dg/lto24.adb | 10 + gcc/testsuite/gnat.dg/lto24_pkg1.ads | 17 + gcc/testsuite/gnat.dg/lto24_pkg2.adb | 8 + gcc/testsuite/gnat.dg/lto24_pkg2.ads | 5 + gcc/testsuite/gnat.dg/opt78.adb | 16 + gcc/testsuite/gnat.dg/opt78.ads | 13 + gcc/testsuite/gnat.dg/opt79.adb | 28 + gcc/testsuite/gnat.dg/opt79.ads | 7 + gcc/testsuite/gnat.dg/socket1.adb | 2 +- gcc/testsuite/gnat.dg/specs/array4.ads | 17 + gcc/testsuite/gnat.dg/specs/array5.ads | 9 + gcc/testsuite/gnat.dg/specs/array5_pkg1.ads | 14 + gcc/testsuite/gnat.dg/specs/array5_pkg2-g.ads | 13 + gcc/testsuite/gnat.dg/specs/array5_pkg2.ads | 5 + gcc/testsuite/gnat.dg/specs/debug1.ads | 18 + gcc/testsuite/gnat.dg/specs/discr5.ads | 57 + gcc/testsuite/gnat.dg/specs/discr6.ads | 21 + gcc/testsuite/gnat.dg/subpools1.adb | 82 + gcc/testsuite/gnat.dg/unchecked_convert13.adb | 30 + gcc/testsuite/lib/scanasm.exp | 5 +- gcc/testsuite/lib/target-supports.exp | 73 +- gcc/testsuite/obj-c++.dg/cxx-ivars-3.mm | 5 +- gcc/testsuite/obj-c++.dg/isa-field-1.mm | 2 + gcc/testsuite/obj-c++.dg/objc-gc-3.mm | 1 + gcc/testsuite/obj-c++.dg/proto-lossage-7.mm | 4 +- gcc/testsuite/obj-c++.dg/qual-types-1.mm | 2 + .../obj-c++.dg/strings/const-cfstring-2.mm | 4 +- .../obj-c++.dg/strings/const-cfstring-5.mm | 2 +- gcc/testsuite/obj-c++.dg/strings/const-str-12.mm | 2 +- gcc/testsuite/obj-c++.dg/stubify-1.mm | 20 +- gcc/testsuite/obj-c++.dg/stubify-2.mm | 15 +- gcc/testsuite/obj-c++.dg/syntax-error-1.mm | 4 +- .../obj-c++.dg/torture/strings/const-cfstring-1.mm | 12 +- .../obj-c++.dg/torture/strings/const-str-10.mm | 2 +- .../obj-c++.dg/torture/strings/const-str-11.mm | 2 +- .../obj-c++.dg/torture/strings/const-str-9.mm | 2 +- gcc/testsuite/obj-c++.dg/try-catch-1.mm | 1 + gcc/testsuite/obj-c++.dg/try-catch-3.mm | 1 + gcc/testsuite/objc-obj-c++-shared/CF-CFString.h | 33 + gcc/testsuite/objc-obj-c++-shared/F-NSArray.h | 33 + .../objc-obj-c++-shared/F-NSAutoreleasePool.h | 33 + gcc/testsuite/objc-obj-c++-shared/F-NSObject.h | 33 + gcc/testsuite/objc-obj-c++-shared/F-NSString.h | 33 + gcc/testsuite/objc-obj-c++-shared/F-NSValue.h | 33 + .../GNUStep/CoreFoundation/CFArray.h | 191 + .../GNUStep/CoreFoundation/CFAvailability.h | 52 + .../GNUStep/CoreFoundation/CFBase.h | 464 + .../GNUStep/CoreFoundation/CFCharacterSet.h | 173 + .../GNUStep/CoreFoundation/CFData.h | 114 + .../GNUStep/CoreFoundation/CFDictionary.h | 174 + .../GNUStep/CoreFoundation/CFLocale.h | 249 + .../GNUStep/CoreFoundation/CFString.h | 593 + .../GNUStep/Foundation/NSArray.h | 430 + .../GNUStep/Foundation/NSAutoreleasePool.h | 333 + .../GNUStep/Foundation/NSDate.h | 300 + .../GNUStep/Foundation/NSEnumerator.h | 63 + .../GNUStep/Foundation/NSGeometry.h | 609 + .../GNUStep/Foundation/NSObjCRuntime.h | 317 + .../GNUStep/Foundation/NSObject.h | 594 + .../GNUStep/Foundation/NSRange.h | 235 + .../GNUStep/Foundation/NSString.h | 977 + .../GNUStep/Foundation/NSValue.h | 370 + .../GNUStep/Foundation/NSZone.h | 335 + .../GNUStep/GNUstepBase/GNUstep.h | 418 + .../GNUStep/GNUstepBase/GSBlocks.h | 145 + .../GNUStep/GNUstepBase/GSConfig.h | 462 + .../GNUStep/GNUstepBase/GSObjCRuntime.h | 631 + .../GNUStep/GNUstepBase/GSVersionMacros.h | 460 + .../GNUStep/GNUstepBase/NSArray+GNUstepBase.h | 78 + .../GNUstepBase/NSMutableString+GNUstepBase.h | 57 + .../GNUStep/GNUstepBase/NSNumber+GNUstepBase.h | 56 + .../GNUStep/GNUstepBase/NSObject+GNUstepBase.h | 242 + .../GNUStep/GNUstepBase/NSString+GNUstepBase.h | 105 + gcc/testsuite/objc.dg/encode-7-next-64bit.m | 5 +- gcc/testsuite/objc.dg/headers.m | 1 + gcc/testsuite/objc.dg/image-info.m | 2 +- gcc/testsuite/objc.dg/instancetype-0.m | 30 + gcc/testsuite/objc.dg/isa-field-1.m | 2 + gcc/testsuite/objc.dg/method-6.m | 10 +- gcc/testsuite/objc.dg/no-extra-load.m | 2 +- gcc/testsuite/objc.dg/objc-foreach-4.m | 6 +- gcc/testsuite/objc.dg/objc-foreach-5.m | 5 +- gcc/testsuite/objc.dg/objc-gc-4.m | 1 + gcc/testsuite/objc.dg/proto-lossage-7.m | 2 +- gcc/testsuite/objc.dg/strings/const-cfstring-2.m | 4 +- gcc/testsuite/objc.dg/strings/const-cfstring-5.m | 2 +- gcc/testsuite/objc.dg/strings/const-str-12b.m | 8 +- gcc/testsuite/objc.dg/stubify-1.m | 12 +- gcc/testsuite/objc.dg/stubify-2.m | 11 +- gcc/testsuite/objc.dg/symtab-1.m | 2 +- .../objc.dg/torture/strings/const-cfstring-1.m | 4 +- .../objc.dg/torture/strings/const-str-10.m | 3 +- .../objc.dg/torture/strings/const-str-11.m | 2 +- .../objc.dg/torture/strings/const-str-9.m | 2 +- gcc/testsuite/objc.dg/zero-link-1.m | 2 +- gcc/testsuite/objc.dg/zero-link-2.m | 2 +- gcc/testsuite/objc.dg/zero-link-3.m | 10 +- gcc/timevar.def | 1 - gcc/tree-cfg.c | 30 +- gcc/tree-cfgcleanup.c | 16 +- gcc/tree-chrec.c | 24 +- gcc/tree-chrec.h | 2 +- gcc/tree-core.h | 4 +- gcc/tree-data-ref.c | 50 +- gcc/tree-data-ref.h | 2 +- gcc/tree-dfa.c | 10 +- gcc/tree-dfa.h | 2 +- gcc/tree-if-conv.c | 13 +- gcc/tree-inline.c | 66 +- gcc/tree-inline.h | 3 + gcc/tree-object-size.c | 3 + gcc/tree-parloops.c | 9 +- gcc/tree-pass.h | 5 +- gcc/tree-predcom.c | 26 +- gcc/tree-ssa-address.c | 14 + gcc/tree-ssa-alias.c | 102 +- gcc/tree-ssa-alias.h | 12 +- gcc/tree-ssa-ccp.c | 8 +- gcc/tree-ssa-copy.c | 11 +- gcc/tree-ssa-dce.c | 27 +- gcc/tree-ssa-dse.c | 2 +- gcc/tree-ssa-forwprop.c | 2 + gcc/tree-ssa-loop-im.c | 11 +- gcc/tree-ssa-loop-ivopts.c | 92 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-phionlycprop.c | 580 - gcc/tree-ssa-phiopt.c | 16 +- gcc/tree-ssa-phiprop.c | 11 +- gcc/tree-ssa-pre.c | 14 +- gcc/tree-ssa-reassoc.c | 27 +- gcc/tree-ssa-sccvn.c | 503 +- gcc/tree-ssa-sccvn.h | 3 +- gcc/tree-ssa-scopedtables.c | 21 +- gcc/tree-ssa-sink.c | 7 +- gcc/tree-ssa-strlen.c | 51 +- gcc/tree-ssa-structalias.c | 40 +- gcc/tree-ssa.c | 36 +- gcc/tree-ssanames.c | 7 +- gcc/tree-streamer-in.c | 7 +- gcc/tree-streamer-out.c | 7 +- gcc/tree-switch-conversion.c | 22 +- gcc/tree-tailcall.c | 36 + gcc/tree-vect-data-refs.c | 4 +- gcc/tree-vect-generic.c | 72 +- gcc/tree-vect-loop-manip.c | 27 + gcc/tree-vect-loop.c | 31 +- gcc/tree-vect-patterns.c | 15 +- gcc/tree-vect-slp.c | 49 +- gcc/tree-vect-stmts.c | 176 +- gcc/tree-vector-builder.h | 2 +- gcc/tree-vectorizer.c | 2 +- gcc/tree-vectorizer.h | 32 +- gcc/tree-vrp.c | 20 +- gcc/tree.c | 82 +- gcc/tree.h | 12 +- gcc/var-tracking.c | 2 +- gcc/varasm.c | 33 +- gnattools/ChangeLog | 12 + gotools/ChangeLog | 12 + include/ChangeLog | 12 + intl/ChangeLog | 12 + libada/ChangeLog | 12 + libatomic/ChangeLog | 12 + libbacktrace/ChangeLog | 22 + libbacktrace/pecoff.c | 3 +- libbacktrace/xcoff.c | 3 +- libcc1/ChangeLog | 12 + libcpp/ChangeLog | 26 + libcpp/directives.c | 7 + libcpp/init.c | 19 + libcpp/internal.h | 4 + libcpp/po/ChangeLog | 16 + libcpp/po/zh_TW.po | 46 +- libdecnumber/ChangeLog | 23 + libdecnumber/bid/bid2dpd_dpd2bid.c | 22 +- libffi/ChangeLog | 12 + libgcc/ChangeLog | 115 + libgcc/config.host | 6 +- libgcc/config/arm/pr-support.c | 1 + libgcc/config/arm/unwind-arm.c | 1 + libgcc/config/i386/shadow-stack-unwind.h | 43 + libgcc/config/libbid/ChangeLog | 12 + libgcc/config/pa/fptr.c | 16 +- libgcc/config/pa/lib2funcs.S | 12 +- libgcc/config/pa/linux-atomic.c | 210 +- libgcc/config/pa/linux-unwind.h | 2 +- libgcc/config/pa/milli64.S | 23 +- libgcc/config/rs6000/darwin-vecsave.S | 8 +- libgcc/config/rs6000/t-darwin | 59 +- libgcc/config/rs6000/t-darwin64 | 6 - libgcc/config/t-darwin | 16 +- libgcc/unwind-c.c | 1 + libgfortran/ChangeLog | 147 + libgfortran/Makefile.am | 4 +- libgfortran/Makefile.in | 27 +- libgfortran/config.h.in | 9 + libgfortran/configure | 37 +- libgfortran/configure.ac | 4 +- libgfortran/generated/findloc0_r10.c | 375 + libgfortran/generated/findloc1_r10.c | 523 + libgfortran/gfortran.map | 12 + libgfortran/intrinsics/execute_command_line.c | 43 +- libgfortran/intrinsics/random.c | 51 +- libgfortran/io/async.c | 23 +- libgfortran/io/async.h | 45 +- libgfortran/io/transfer.c | 71 +- libgfortran/io/unit.c | 16 +- libgfortran/io/unix.c | 47 +- libgfortran/libgfortran.h | 1 + libgfortran/runtime/ISO_Fortran_binding.c | 85 +- libgfortran/runtime/environ.c | 8 + libgo/configure | 2 +- libgo/configure.ac | 2 +- .../go/go/internal/gccgoimporter/importer_test.go | 1 + libgo/go/go/internal/gccgoimporter/parser.go | 64 +- .../internal/gccgoimporter/testdata/issue34182.go | 17 + .../internal/gccgoimporter/testdata/issue34182.gox | 13 + libgo/go/os/user/user_test.go | 3 + libgo/go/syscall/wait.c | 2 +- libgo/mksysinfo.sh | 2 +- libgo/runtime/go-unwind.c | 5 +- libgomp/ChangeLog | 118 + libgomp/affinity-fmt.c | 4 +- libgomp/alloc.c | 1 + libgomp/libgomp.h | 2 +- libgomp/loop.c | 28 +- libgomp/loop_ull.c | 28 +- libgomp/oacc-init.c | 9 + libgomp/omp_lib.h.in | 4 +- libgomp/plugin/plugin-hsa.c | 13 +- libgomp/sections.c | 28 +- libgomp/target.c | 3 + libgomp/testsuite/libgomp.c++/for-27.C | 169 + libgomp/testsuite/libgomp.c++/udr-20.C | 54 + libgomp/testsuite/libgomp.c++/udr-21.C | 54 + libgomp/testsuite/libgomp.c-c++-common/pr93515.c | 36 + libgomp/testsuite/libgomp.c/pr90811.c | 29 + libgomp/testsuite/libgomp.fortran/atomic1.f90 | 46 + .../testsuite/libgomp.oacc-c-c++-common/pr87835.c | 5 +- .../testsuite/libgomp.oacc-fortran/routine-7.f90 | 2 +- libgomp/work.c | 9 +- libhsail-rt/ChangeLog | 12 + libiberty/ChangeLog | 30 + libiberty/simple-object-elf.c | 8 + libiberty/simple-object.c | 3 + libitm/ChangeLog | 12 + libobjc/ChangeLog | 20 + libobjc/exception.c | 1 + liboffloadmic/ChangeLog | 12 + libphobos/ChangeLog | 136 + libphobos/configure | 122 +- libphobos/configure.ac | 1 + libphobos/configure.tgt | 9 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/Makefile.am | 76 +- libphobos/libdruntime/Makefile.in | 226 +- .../libdruntime/config/aarch64/switchcontext.S | 103 + libphobos/libdruntime/config/arm/switchcontext.S | 118 + libphobos/libdruntime/config/common/threadasm.S | 43 + libphobos/libdruntime/config/mingw/switchcontext.S | 109 + libphobos/libdruntime/config/mips/switchcontext.S | 102 + .../libdruntime/config/powerpc/switchcontext.S | 150 + .../libdruntime/config/powerpc64/callwithstack.S | 168 + libphobos/libdruntime/config/x86/switchcontext.S | 96 + libphobos/libdruntime/core/runtime.d | 27 +- libphobos/libdruntime/core/stdc/math.d | 257 +- .../libdruntime/core/sys/dragonflybsd/execinfo.d | 208 +- libphobos/libdruntime/core/sys/freebsd/execinfo.d | 204 +- libphobos/libdruntime/core/sys/linux/link.d | 9 +- libphobos/libdruntime/core/sys/netbsd/execinfo.d | 204 +- libphobos/libdruntime/core/sys/posix/fcntl.d | 7 + libphobos/libdruntime/core/sys/posix/setjmp.d | 9 + libphobos/libdruntime/core/sys/posix/spawn.d | 5 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 84 +- libphobos/libdruntime/core/sys/posix/ucontext.d | 4 +- libphobos/libdruntime/core/thread.d | 65 +- libphobos/libdruntime/core/threadasm.S | 682 - libphobos/libdruntime/core/time.d | 7 +- libphobos/libdruntime/gcc/deh.d | 13 + libphobos/libdruntime/gcc/emutls.d | 316 + libphobos/libdruntime/gcc/gthread.d | 127 + libphobos/libdruntime/gcc/sections/elf_shared.d | 143 +- libphobos/libdruntime/object.d | 124 +- libphobos/libdruntime/rt/aApplyR.d | 8 +- libphobos/libdruntime/rt/config.d | 2 +- libphobos/libdruntime/rt/dmain2.d | 4 + libphobos/libdruntime/rt/monitor_.d | 12 +- libphobos/libdruntime/rt/qsort.d | 30 + libphobos/m4/druntime/cpu.m4 | 38 + libphobos/m4/libtool.m4 | 14 +- libphobos/src/MERGE | 2 +- .../allocator/building_blocks/region.d | 1 + libphobos/src/std/math.d | 59 +- libphobos/src/std/net/curl.d | 4 +- libphobos/src/std/outbuffer.d | 10 +- libphobos/src/std/process.d | 17 +- libphobos/src/std/uni.d | 22 +- libphobos/src/std/xml.d | 12 +- libphobos/testsuite/Makefile.am | 2 + libphobos/testsuite/Makefile.in | 1 + libphobos/testsuite/lib/libphobos.exp | 85 +- .../libphobos.allocations/tls_gc_integration.d | 50 + .../testsuite/libphobos.druntime/druntime.exp | 8 +- .../libphobos.druntime_shared/druntime_shared.exp | 8 +- libphobos/testsuite/libphobos.phobos/phobos.exp | 6 + .../libphobos.phobos_shared/phobos_shared.exp | 6 + libphobos/testsuite/libphobos.thread/thread.exp | 2 + .../testsuite/libphobos.thread/tlsgc_sections.d | 39 + .../testsuite/libphobos.typeinfo/struct-align.d | 13 + libquadmath/ChangeLog | 21 + libquadmath/quadmath.h | 28 +- libsanitizer/ChangeLog | 54 + libsanitizer/asan/Makefile.am | 2 +- libsanitizer/asan/Makefile.in | 2 +- libsanitizer/asan/asan_interceptors.h | 7 +- libsanitizer/configure.tgt | 2 +- .../sanitizer_platform_limits_posix.cc | 5 +- .../sanitizer_platform_limits_posix.h | 15 +- .../sanitizer_common/sanitizer_posix_libcdep.cc | 6 +- libssp/ChangeLog | 12 + libstdc++-v3/ChangeLog | 1522 +- libstdc++-v3/acinclude.m4 | 24 +- libstdc++-v3/config.h.in | 11 + .../post/aarch64-linux-gnu/baseline_symbols.txt | 441 + .../abi/post/alpha-linux-gnu/baseline_symbols.txt | 441 + .../abi/post/hppa-linux-gnu/baseline_symbols.txt | 446 + .../abi/post/i386-linux-gnu/baseline_symbols.txt | 441 + .../i386-solaris2.10/amd64/baseline_symbols.txt | 446 + .../abi/post/i386-solaris2.10/baseline_symbols.txt | 446 + .../i386-solaris2.11/amd64/baseline_symbols.txt | 446 + .../abi/post/i386-solaris2.11/baseline_symbols.txt | 446 + .../abi/post/i486-linux-gnu/baseline_symbols.txt | 441 + .../post/powerpc-linux-gnu/baseline_symbols.txt | 441 + .../powerpc64-linux-gnu/32/baseline_symbols.txt | 441 + .../post/powerpc64-linux-gnu/baseline_symbols.txt | 441 + .../post/riscv64-linux-gnu/baseline_symbols.txt | 18 + .../abi/post/s390-linux-gnu/baseline_symbols.txt | 425 + .../post/s390x-linux-gnu/32/baseline_symbols.txt | 425 + .../abi/post/s390x-linux-gnu/baseline_symbols.txt | 432 + .../post/sparc-solaris2.10/baseline_symbols.txt | 446 + .../sparc-solaris2.10/sparcv9/baseline_symbols.txt | 446 + .../post/sparc-solaris2.11/baseline_symbols.txt | 446 + .../sparc-solaris2.11/sparcv9/baseline_symbols.txt | 446 + .../post/x86_64-linux-gnu/32/baseline_symbols.txt | 441 + .../abi/post/x86_64-linux-gnu/baseline_symbols.txt | 441 + .../post/x86_64-linux-gnu/x32/baseline_symbols.txt | 441 + libstdc++-v3/config/abi/pre/gnu.ver | 57 +- libstdc++-v3/config/os/mingw32-w64/os_defines.h | 2 + libstdc++-v3/configure | 298 +- libstdc++-v3/configure.ac | 2 + libstdc++-v3/doc/Makefile.am | 7 +- libstdc++-v3/doc/Makefile.in | 7 +- libstdc++-v3/doc/html/faq.html | 54 +- libstdc++-v3/doc/html/index.html | 2 +- libstdc++-v3/doc/html/manual/abi.html | 2 +- libstdc++-v3/doc/html/manual/api.html | 9 +- .../doc/html/manual/appendix_contributing.html | 12 +- libstdc++-v3/doc/html/manual/backwards.html | 5 +- libstdc++-v3/doc/html/manual/bugs.html | 8 +- libstdc++-v3/doc/html/manual/debug.html | 64 +- .../doc/html/manual/documentation_hacking.html | 7 +- .../doc/html/manual/ext_concurrency_impl.html | 2 +- libstdc++-v3/doc/html/manual/ext_io.html | 10 +- libstdc++-v3/doc/html/manual/index.html | 4 +- libstdc++-v3/doc/html/manual/intro.html | 2 +- libstdc++-v3/doc/html/manual/memory.html | 16 +- .../doc/html/manual/parallel_mode_design.html | 4 +- libstdc++-v3/doc/html/manual/status.html | 88 +- libstdc++-v3/doc/html/manual/support.html | 4 +- libstdc++-v3/doc/html/manual/using.html | 7 +- libstdc++-v3/doc/xml/faq.xml | 31 +- libstdc++-v3/doc/xml/manual/abi.xml | 4 +- libstdc++-v3/doc/xml/manual/allocator.xml | 13 +- .../doc/xml/manual/appendix_contributing.xml | 12 +- .../doc/xml/manual/documentation_hacking.xml | 9 +- libstdc++-v3/doc/xml/manual/intro.xml | 10 +- libstdc++-v3/doc/xml/manual/shared_ptr.xml | 6 +- libstdc++-v3/doc/xml/manual/spine.xml | 1 + libstdc++-v3/doc/xml/manual/status_cxx1998.xml | 3 +- libstdc++-v3/doc/xml/manual/status_cxx2011.xml | 3 +- libstdc++-v3/doc/xml/manual/status_cxx2014.xml | 5 +- libstdc++-v3/doc/xml/manual/status_cxx2017.xml | 26 +- libstdc++-v3/doc/xml/manual/status_cxx2020.xml | 78 +- libstdc++-v3/doc/xml/manual/status_cxxtr1.xml | 3 +- libstdc++-v3/doc/xml/manual/status_cxxtr24733.xml | 3 +- libstdc++-v3/doc/xml/manual/using.xml | 9 + libstdc++-v3/include/Makefile.am | 13 + libstdc++-v3/include/Makefile.in | 13 + libstdc++-v3/include/bits/algorithmfwd.h | 2 +- libstdc++-v3/include/bits/basic_string.h | 49 +- libstdc++-v3/include/bits/c++config | 11 +- libstdc++-v3/include/bits/fs_path.h | 304 +- libstdc++-v3/include/bits/hashtable.h | 6 - libstdc++-v3/include/bits/hashtable_policy.h | 15 +- libstdc++-v3/include/bits/ios_base.h | 2 +- libstdc++-v3/include/bits/locale_conv.h | 50 +- libstdc++-v3/include/bits/memoryfwd.h | 2 + libstdc++-v3/include/bits/random.h | 8 +- libstdc++-v3/include/bits/random.tcc | 198 +- libstdc++-v3/include/bits/refwrap.h | 3 +- libstdc++-v3/include/bits/std_function.h | 10 +- libstdc++-v3/include/bits/stl_algo.h | 59 +- libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stl_deque.h | 11 +- libstdc++-v3/include/bits/stl_numeric.h | 22 +- libstdc++-v3/include/bits/stl_tree.h | 38 +- libstdc++-v3/include/bits/stl_uninitialized.h | 24 +- libstdc++-v3/include/bits/unique_ptr.h | 46 +- libstdc++-v3/include/c_global/cmath | 8 +- libstdc++-v3/include/experimental/any | 55 +- libstdc++-v3/include/experimental/bits/fs_path.h | 136 +- libstdc++-v3/include/experimental/executor | 9 +- libstdc++-v3/include/experimental/internet | 7 +- libstdc++-v3/include/experimental/string_view | 4 +- libstdc++-v3/include/experimental/type_traits | 8 +- libstdc++-v3/include/pstl/execution_defs.h | 12 +- libstdc++-v3/include/pstl/execution_impl.h | 2 +- libstdc++-v3/include/pstl/glue_numeric_defs.h | 2 +- libstdc++-v3/include/pstl/glue_numeric_impl.h | 2 +- libstdc++-v3/include/std/algorithm | 2 +- libstdc++-v3/include/std/any | 44 +- libstdc++-v3/include/std/bit | 117 +- libstdc++-v3/include/std/complex | 68 +- libstdc++-v3/include/std/functional | 6 +- libstdc++-v3/include/std/memory | 15 +- libstdc++-v3/include/std/memory_resource | 4 +- libstdc++-v3/include/std/numeric | 514 +- libstdc++-v3/include/std/scoped_allocator | 21 + libstdc++-v3/include/std/shared_mutex | 2 +- libstdc++-v3/include/std/string_view | 143 +- libstdc++-v3/include/std/tuple | 11 +- libstdc++-v3/include/std/type_traits | 113 +- libstdc++-v3/include/std/variant | 228 +- libstdc++-v3/include/std/version | 2 + libstdc++-v3/include/tr2/dynamic_bitset | 295 +- libstdc++-v3/include/tr2/dynamic_bitset.tcc | 2 +- libstdc++-v3/libsupc++/cxxabi.h | 9 +- libstdc++-v3/libsupc++/eh_personality.cc | 1 + libstdc++-v3/libsupc++/eh_term_handler.cc | 17 +- libstdc++-v3/libsupc++/eh_term_handler.h | 39 + libstdc++-v3/libsupc++/eh_terminate.cc | 7 + libstdc++-v3/libsupc++/guard_error.cc | 4 +- libstdc++-v3/libsupc++/new_opa.cc | 20 +- libstdc++-v3/python/libstdcxx/v6/xmethods.py | 2 +- libstdc++-v3/src/Makefile.am | 2 +- libstdc++-v3/src/Makefile.in | 2 +- libstdc++-v3/src/c++11/cow-string-inst.cc | 4 +- libstdc++-v3/src/c++11/debug.cc | 21 +- libstdc++-v3/src/c++11/random.cc | 26 +- libstdc++-v3/src/c++17/fs_dir.cc | 1 + libstdc++-v3/src/c++17/fs_ops.cc | 76 +- libstdc++-v3/src/c++17/fs_path.cc | 79 +- libstdc++-v3/src/c++17/memory_resource.cc | 8 + libstdc++-v3/src/c++17/string-inst.cc | 6 + libstdc++-v3/src/c++98/locale_init.cc | 3 +- libstdc++-v3/src/filesystem/dir.cc | 1 + libstdc++-v3/src/filesystem/ops-common.h | 2 +- libstdc++-v3/src/filesystem/ops.cc | 20 +- libstdc++-v3/src/filesystem/path.cc | 53 +- .../testsuite/17_intro/headers/c++1998/charset.cc | 2 +- .../testsuite/17_intro/headers/c++2011/charset.cc | 2 +- .../testsuite/17_intro/headers/c++2014/charset.cc | 2 +- .../testsuite/17_intro/headers/c++2017/charset.cc | 2 +- .../testsuite/17_intro/headers/c++2020/charset.cc | 2 +- libstdc++-v3/testsuite/17_intro/names.cc | 82 +- libstdc++-v3/testsuite/18_support/51333.cc | 22 + .../18_support/headers/cfloat/values_c++17.cc | 37 + libstdc++-v3/testsuite/18_support/set_terminate.cc | 57 + .../testsuite/18_support/set_unexpected.cc | 57 + .../testsuite/20_util/any/misc/any_cast.cc | 51 + libstdc++-v3/testsuite/20_util/endian/1.cc | 36 - libstdc++-v3/testsuite/20_util/function/91456.cc | 37 + .../20_util/function_objects/bind_front/1.cc | 2 +- .../20_util/function_objects/bind_front/2.cc | 91 + .../testsuite/20_util/function_objects/invoke/1.cc | 19 +- .../testsuite/20_util/function_objects/invoke/3.cc | 49 + .../testsuite/20_util/is_constructible/value.cc | 7 + .../20_util/is_default_constructible/value.cc | 10 + .../testsuite/20_util/is_invocable/91456.cc | 34 + .../20_util/is_nothrow_invocable/value.cc | 4 + .../20_util/is_trivially_constructible/value.cc | 2 + .../is_trivially_default_constructible/value.cc | 9 + .../20_util/monotonic_buffer_resource/93208.cc | 29 + .../polymorphic_allocator/construct_c++2a.cc | 51 + .../scoped_allocator/construct_pair_c++2a.cc | 99 + .../specialized_algorithms/uninitialized_copy/1.cc | 2 +- .../uninitialized_copy/89164.cc | 38 + .../uninitialized_copy_n/89164.cc | 35 + .../uninitialized_fill/89164.cc | 35 + .../uninitialized_fill_n/89164.cc | 35 + libstdc++-v3/testsuite/20_util/tuple/cons/90700.cc | 66 + .../testsuite/20_util/unique_ptr/assign/91308.cc | 46 + .../20_util/unique_ptr/modifiers/93562.cc | 98 + .../testsuite/20_util/unwrap_reference/1.cc | 2 +- libstdc++-v3/testsuite/20_util/variant/compile.cc | 34 +- .../testsuite/20_util/variant/exception_safety.cc | 41 + libstdc++-v3/testsuite/20_util/variant/run.cc | 64 +- .../testsuite/21_strings/basic_string/hash/hash.cc | 16 +- .../21_strings/basic_string/hash/hash_char8_t.cc | 4 +- .../modifiers/remove_prefix/char/1.cc | 4 +- .../modifiers/remove_prefix/wchar_t/1.cc | 4 +- .../modifiers/remove_suffix/char/1.cc | 4 +- .../modifiers/remove_suffix/wchar_t/1.cc | 4 +- .../requirements/constexpr_iter.cc | 46 + .../basic_string_view/requirements/traits_neg.cc | 37 + .../basic_string_view/requirements/typedefs.cc | 9 + .../array/requirements/constexpr_iter.cc | 45 + .../deque/requirements/dr438/assign_neg.cc | 1 + .../deque/requirements/dr438/constructor_1_neg.cc | 1 + .../deque/requirements/dr438/constructor_2_neg.cc | 1 + .../deque/requirements/dr438/insert_neg.cc | 1 + .../testsuite/23_containers/deque/types/92267.cc | 27 + .../list/requirements/dr438/assign_neg.cc | 1 + .../list/requirements/dr438/constructor_1_neg.cc | 1 + .../list/requirements/dr438/constructor_2_neg.cc | 1 + .../list/requirements/dr438/insert_neg.cc | 1 + .../testsuite/23_containers/map/48101_neg.cc | 4 + .../testsuite/23_containers/multimap/48101_neg.cc | 4 + .../testsuite/23_containers/multiset/48101_neg.cc | 3 + .../testsuite/23_containers/set/48101_neg.cc | 3 + libstdc++-v3/testsuite/23_containers/set/85965.cc | 9 + .../23_containers/unordered_map/48101_neg.cc | 2 + .../unordered_map/requirements/debug_container.cc | 2 +- .../23_containers/unordered_multimap/48101_neg.cc | 2 + .../23_containers/unordered_multiset/48101_neg.cc | 2 + .../23_containers/unordered_set/48101_neg.cc | 2 + .../testsuite/23_containers/unordered_set/85965.cc | 9 + .../unordered_set/allocator/ext_ptr.cc | 3 +- .../testsuite/23_containers/vector/cons/89164.cc | 40 + .../23_containers/vector/cons/89164_c++17.cc | 50 + .../vector/requirements/dr438/assign_neg.cc | 1 + .../vector/requirements/dr438/constructor_1_neg.cc | 1 + .../vector/requirements/dr438/constructor_2_neg.cc | 1 + .../vector/requirements/dr438/insert_neg.cc | 1 + .../testsuite/25_algorithms/for_each/for_each_n.cc | 88 + .../25_algorithms/for_each/for_each_n_debug.cc | 44 + .../testsuite/25_algorithms/pstl/feature_test.cc | 51 + .../testsuite/25_algorithms/rotate/90920.cc | 48 + .../testsuite/26_numerics/bit/bit.pow.two/ceil2.cc | 51 +- .../26_numerics/bit/bit.pow.two/ceil2_neg.cc | 74 + .../26_numerics/bit/bit.pow.two/floor2.cc | 16 +- .../26_numerics/bit/bit.pow.two/ispow2.cc | 16 +- .../26_numerics/bit/bit.pow.two/log2p1.cc | 16 +- .../testsuite/26_numerics/bit/bit.rotate/rotl.cc | 124 + .../testsuite/26_numerics/bit/bit.rotate/rotr.cc | 126 + .../26_numerics/bit/bitops.count/countl_one.cc | 13 +- .../26_numerics/bit/bitops.count/countl_zero.cc | 17 +- .../26_numerics/bit/bitops.count/countr_one.cc | 17 +- .../26_numerics/bit/bitops.count/countr_zero.cc | 17 +- .../26_numerics/bit/bitops.count/popcount.cc | 17 +- .../testsuite/26_numerics/bit/bitops.rot/rotl.cc | 117 - .../testsuite/26_numerics/bit/bitops.rot/rotr.cc | 119 - libstdc++-v3/testsuite/26_numerics/complex/proj.cc | 403 + libstdc++-v3/testsuite/26_numerics/endian/1.cc | 36 + libstdc++-v3/testsuite/26_numerics/endian/2.cc | 27 + libstdc++-v3/testsuite/26_numerics/endian/3.cc | 27 + libstdc++-v3/testsuite/26_numerics/endian/4.cc | 25 + .../testsuite/26_numerics/exclusive_scan/1.cc | 94 + libstdc++-v3/testsuite/26_numerics/gcd/gcd_neg.cc | 6 +- .../testsuite/26_numerics/inclusive_scan/1.cc | 123 + libstdc++-v3/testsuite/26_numerics/lcm/lcm_neg.cc | 6 +- .../testsuite/26_numerics/midpoint/floating.cc | 14 + .../testsuite/26_numerics/midpoint/pointer.cc | 2 +- .../testsuite/26_numerics/random/pr60037-neg.cc | 2 +- .../26_numerics/random/random_device/85494.cc | 40 + libstdc++-v3/testsuite/26_numerics/reduce/1.cc | 82 + libstdc++-v3/testsuite/26_numerics/reduce/2.cc | 70 + .../26_numerics/transform_exclusive_scan/1.cc | 65 + .../26_numerics/transform_inclusive_scan/1.cc | 94 + .../testsuite/26_numerics/transform_reduce/1.cc | 109 + .../27_io/filesystem/filesystem_error/cons.cc | 13 +- .../testsuite/27_io/filesystem/iterators/91067.cc | 61 + .../27_io/filesystem/operations/absolute.cc | 28 + .../testsuite/27_io/filesystem/operations/all.cc | 2 +- .../testsuite/27_io/filesystem/operations/copy.cc | 2 +- .../27_io/filesystem/operations/file_size.cc | 12 +- .../27_io/filesystem/operations/last_write_time.cc | 77 +- .../27_io/filesystem/operations/remove_all.cc | 66 + .../27_io/filesystem/operations/status.cc | 10 + .../27_io/filesystem/operations/symlink_status.cc | 10 + .../testsuite/27_io/filesystem/path/assign/copy.cc | 15 + .../27_io/filesystem/path/concat/92853.cc | 61 + .../27_io/filesystem/path/concat/94063.cc | 111 + .../testsuite/27_io/filesystem/path/concat/path.cc | 20 + .../27_io/filesystem/path/concat/strings.cc | 19 + .../27_io/filesystem/path/construct/80762.cc | 10 + .../27_io/filesystem/path/construct/90281.cc | 53 + .../27_io/filesystem/path/construct/90634.cc | 78 + .../27_io/filesystem/path/decompose/root_path.cc | 5 - .../27_io/filesystem/path/factory/u8path.cc | 67 + .../filesystem/path/generic/generic_string.cc | 14 +- .../testsuite/27_io/filesystem/path/generic/utf.cc | 65 + .../27_io/filesystem/path/generic/wchar_t.cc | 65 + .../27_io/filesystem/path/native/alloc.cc | 92 + .../27_io/filesystem/path/native/string-char8_t.cc | 11 +- .../27_io/filesystem/path/native/string.cc | 29 +- .../30_threads/shared_timed_mutex/94069.cc | 28 + .../testsuite/experimental/any/misc/any_cast.cc | 56 +- .../experimental/any/misc/any_cast_neg.cc | 2 +- .../experimental/filesystem/operations/copy.cc | 2 +- .../filesystem/operations/file_size.cc | 12 +- .../filesystem/operations/last_write_time.cc | 58 +- .../filesystem/operations/remove_all.cc | 33 + .../filesystem/path/construct/80762.cc | 10 + .../filesystem/path/construct/90281.cc | 55 + .../filesystem/path/construct/90634.cc | 75 + .../experimental/filesystem/path/factory/u8path.cc | 68 + .../experimental/filesystem/path/native/alloc.cc | 93 + .../filesystem/path/native/string-char8_t.cc | 7 +- .../experimental/filesystem/path/native/string.cc | 27 + libstdc++-v3/testsuite/experimental/names.cc | 73 + .../net/execution_context/make_service.cc | 36 + .../experimental/propagate_const/requirements2.cc | 9 +- .../string_view/modifiers/remove_prefix/char/1.cc | 2 +- .../modifiers/remove_prefix/wchar_t/1.cc | 2 +- .../string_view/modifiers/remove_suffix/char/1.cc | 2 +- .../modifiers/remove_suffix/wchar_t/1.cc | 2 +- .../string_view/requirements/typedefs.cc | 13 + libstdc++-v3/testsuite/ext/char8_t/atomic-1.cc | 2 +- libstdc++-v3/testsuite/lib/libstdc++.exp | 46 +- .../testsuite/libstdc++-prettyprinters/compat.cc | 2 +- .../tr1/8_c_compatibility/cstdlib/functions.cc | 2 +- libstdc++-v3/testsuite/tr2/dynamic_bitset/cmp.cc | 50 + libstdc++-v3/testsuite/tr2/dynamic_bitset/cons.cc | 105 + libstdc++-v3/testsuite/tr2/dynamic_bitset/copy.cc | 55 + libstdc++-v3/testsuite/tr2/dynamic_bitset/move.cc | 53 + .../testsuite/tr2/dynamic_bitset/pr92059.cc | 36 + libstdc++-v3/testsuite/util/testsuite_abi.cc | 4 +- libstdc++-v3/testsuite/util/testsuite_allocator.h | 268 +- libstdc++-v3/testsuite/util/testsuite_fs.h | 10 +- libstdc++-v3/testsuite/util/testsuite_iterators.h | 4 + libstdc++-v3/testsuite/util/thread/all.h | 8 +- libvtv/ChangeLog | 12 + lto-plugin/ChangeLog | 12 + maintainer-scripts/ChangeLog | 28 + maintainer-scripts/gcc_release | 124 +- zlib/ChangeLog | 12 + 1882 files changed, 209357 insertions(+), 154738 deletions(-) create mode 100644 fixincludes/tests/base/dispatch/object.h create mode 100644 fixincludes/tests/base/os/availability.h create mode 100644 fixincludes/tests/base/os/base.h create mode 100644 gcc/config/i386/darwin32-biarch.h create mode 100644 gcc/config/i386/darwin64-biarch.h delete mode 100644 gcc/config/i386/darwin64.h rename gcc/config/i386/{t-darwin => t-darwin32-biarch} (100%) rename gcc/config/i386/{t-darwin64 => t-darwin64-biarch} (100%) create mode 100644 gcc/config/i386/t-freebsd64 create mode 100644 gcc/config/rs6000/darwin32-biarch.h create mode 100644 gcc/config/rs6000/darwin64-biarch.h delete mode 100644 gcc/config/rs6000/darwin64.h rename gcc/config/rs6000/{t-darwin8 => t-darwin32-biarch} (100%) rename gcc/config/rs6000/{t-darwin64 => t-darwin64-biarch} (100%) create mode 100644 gcc/testsuite/c-c++-common/Wreturn-local-addr.c create mode 100644 gcc/testsuite/c-c++-common/Wunused-var-17.c create mode 100644 gcc/testsuite/c-c++-common/array-1.c create mode 100644 gcc/testsuite/c-c++-common/cold-1.c create mode 100644 gcc/testsuite/c-c++-common/cpp/pr92296-1.c create mode 100644 gcc/testsuite/c-c++-common/cpp/pr92296-2.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr88203-1.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr88203-2.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr88203-3.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr90954.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr91401-1.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr91401-2.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr91920.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr93555-1.c create mode 100644 gcc/testsuite/c-c++-common/gomp/pr93555-2.c create mode 100644 gcc/testsuite/c-c++-common/gomp/reduction-task-3.c create mode 100644 gcc/testsuite/c-c++-common/gomp/simd8.c create mode 100644 gcc/testsuite/c-c++-common/pr53633-2.c create mode 100644 gcc/testsuite/c-c++-common/pr84305.c create mode 100644 gcc/testsuite/c-c++-common/pr90677-2.c create mode 100644 gcc/testsuite/c-c++-common/pr90677.c create mode 100644 gcc/testsuite/g++.dg/abi/mangle73.C create mode 100644 gcc/testsuite/g++.dg/asan/pr90570.C create mode 100644 gcc/testsuite/g++.dg/concepts/concepts-pr88395.C create mode 100644 gcc/testsuite/g++.dg/conversion/packed2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alias-decl-66.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas17.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignof5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-92015.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-array23.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-array24.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-empty14.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-odr1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-odr2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-sizeof2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-sizeof3.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-static13.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum38.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum39.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/gen-attrs-68.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/gen-attrs-69.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/gen-attrs-71.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-array10.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-deduce2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-new2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist118.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-template16.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-variadic10.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-variadic9.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept43.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept44.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced3.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced4.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nontype5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nsdmi-list5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nsdmi-template19.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nullptr42.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nullptr45.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/overload-conv-4.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/pr90598.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/pr92524.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/pr93905.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/rv-conv3.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/temp-extend2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/variadic-parm1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/variadic178.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/attr-deprecated-3.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/auto-fn56.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-90383-1.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-90383-2.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-incr2.C delete mode 100644 gcc/testsuite/g++.dg/cpp1y/dr1560.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-90265.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-90548.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-90842.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-pretty1.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-ref1.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-vla1.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/nontype1.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/paren5.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/var-templ62.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/var-templ63.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction66.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction71.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/constexpr-if-lambda1.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/constexpr-lambda25.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/decomp50.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/eval-order5.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/noexcept-type22.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/nontype-auto16.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/attr-likely6.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/bitfield4.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-virtual14.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-virtual15.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address3.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class18.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class19.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class20.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class21.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class22.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class23.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class24.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class26.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class33.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/typename16.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-ctad-neg.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-ctad-neg2.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-ctad.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-neg.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp-neg2.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/udlit-class-nttp.C create mode 100644 gcc/testsuite/g++.dg/debug/dwarf2/pr91887.C create mode 100644 gcc/testsuite/g++.dg/debug/pr90914.C create mode 100644 gcc/testsuite/g++.dg/debug/pr92763.C create mode 100644 gcc/testsuite/g++.dg/debug/verify1.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr90767-1.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr90767-2.C create mode 100644 gcc/testsuite/g++.dg/eh/o32-fp.C create mode 100644 gcc/testsuite/g++.dg/expr/cond15.C create mode 100644 gcc/testsuite/g++.dg/expr/cond16.C create mode 100644 gcc/testsuite/g++.dg/ext/90532.C create mode 100644 gcc/testsuite/g++.dg/ext/attr-trailing1.C create mode 100644 gcc/testsuite/g++.dg/ext/attrib61.C create mode 100644 gcc/testsuite/g++.dg/ext/builtin14.C create mode 100644 gcc/testsuite/g++.dg/ext/flexary36.C create mode 100644 gcc/testsuite/g++.dg/ext/is_constructible4.C create mode 100644 gcc/testsuite/g++.dg/ext/vector37.C create mode 100644 gcc/testsuite/g++.dg/ext/visibility/ref-temp1.C create mode 100644 gcc/testsuite/g++.dg/gomp/lastprivate-1.C create mode 100644 gcc/testsuite/g++.dg/gomp/pr91118-1.C create mode 100644 gcc/testsuite/g++.dg/gomp/pr91118-2.C create mode 100644 gcc/testsuite/g++.dg/gomp/pr92504.C create mode 100644 gcc/testsuite/g++.dg/init/array53.C create mode 100644 gcc/testsuite/g++.dg/init/array54.C create mode 100644 gcc/testsuite/g++.dg/init/array55.C create mode 100644 gcc/testsuite/g++.dg/init/array56.C create mode 100644 gcc/testsuite/g++.dg/ipa/pr93223.C create mode 100644 gcc/testsuite/g++.dg/lookup/pr91826.C create mode 100644 gcc/testsuite/g++.dg/lto/pr90939_0.C create mode 100644 gcc/testsuite/g++.dg/lto/pr90939_1.C create mode 100644 gcc/testsuite/g++.dg/lto/pr91572_0.C create mode 100644 gcc/testsuite/g++.dg/opt/pr91351.C create mode 100644 gcc/testsuite/g++.dg/opt/pr91838.C create mode 100644 gcc/testsuite/g++.dg/opt/pr92007.C create mode 100644 gcc/testsuite/g++.dg/opt/pr92644.C create mode 100644 gcc/testsuite/g++.dg/other/pr92201.C create mode 100644 gcc/testsuite/g++.dg/overload/bit-field1.C create mode 100644 gcc/testsuite/g++.dg/parse/friend13.C create mode 100644 gcc/testsuite/g++.dg/parse/operator8.C create mode 100644 gcc/testsuite/g++.dg/pch/pr90326.C create mode 100644 gcc/testsuite/g++.dg/pch/pr90326.Hs create mode 100644 gcc/testsuite/g++.dg/pr91173.C create mode 100644 gcc/testsuite/g++.dg/pr92022.C create mode 100644 gcc/testsuite/g++.dg/template/deduce4.C create mode 100644 gcc/testsuite/g++.dg/template/deduce5.C create mode 100644 gcc/testsuite/g++.dg/template/deduce6.C create mode 100644 gcc/testsuite/g++.dg/template/deduce7.C create mode 100644 gcc/testsuite/g++.dg/torture/pr90194.C create mode 100644 gcc/testsuite/g++.dg/torture/pr90313.cc create mode 100644 gcc/testsuite/g++.dg/torture/pr90982.C create mode 100644 gcc/testsuite/g++.dg/torture/pr91155.C create mode 100644 gcc/testsuite/g++.dg/torture/pr91280.C create mode 100644 gcc/testsuite/g++.dg/torture/pr91355.C create mode 100644 gcc/testsuite/g++.dg/torture/pr91606.C create mode 100644 gcc/testsuite/g++.dg/torture/pr92384.C create mode 100644 gcc/testsuite/g++.dg/torture/pr93246.C create mode 100644 gcc/testsuite/g++.dg/tree-ssa/tail-call-1.C create mode 100644 gcc/testsuite/g++.dg/warn/Wimplicit-fallthrough-4.C create mode 100644 gcc/testsuite/g++.dg/warn/Wreturn-local-addr-6.C create mode 100644 gcc/testsuite/g++.dg/warn/Wsign-conversion-5.C create mode 100644 gcc/testsuite/g++.dg/warn/Wsuggest-override-2.C create mode 100644 gcc/testsuite/g++.dg/warn/ctor-dtor-privacy-4.C create mode 100644 gcc/testsuite/g++.dg/warn/ctor-dtor-privacy-4.h create mode 100644 gcc/testsuite/g++.dg/warn/inline3.C create mode 100644 gcc/testsuite/g++.target/i386/mv28.C create mode 100644 gcc/testsuite/g++.target/i386/pr85334-1.C create mode 100644 gcc/testsuite/g++.target/i386/pr85334-2.C create mode 100644 gcc/testsuite/g++.target/i386/pr90187.C create mode 100644 gcc/testsuite/g++.target/i386/pr90303.C create mode 100644 gcc/testsuite/g++.target/i386/pr94046-1.C create mode 100644 gcc/testsuite/g++.target/i386/pr94046-2.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/20191108-1.c delete mode 100644 gcc/testsuite/gcc.c-torture/compile/pr84305.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr90840.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr91001.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr92056.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr92231.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93333.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93335.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93348-1.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93505.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93949.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/20190820-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/20190901-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/20191023-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr90311.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr90949.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91137.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91450-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91450-2.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91597.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91632.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr91635.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr92904.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93402.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93434.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93744-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93744-2.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93744-3.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93908.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93945.c create mode 100644 gcc/testsuite/gcc.dg/Warray-bounds-43.c create mode 100644 gcc/testsuite/gcc.dg/autopar/pr90211.c create mode 100644 gcc/testsuite/gcc.dg/autopar/pr91162.c create mode 100644 gcc/testsuite/gcc.dg/c11-static-assert-10.c create mode 100644 gcc/testsuite/gcc.dg/c99-const-expr-15.c create mode 100644 gcc/testsuite/gcc.dg/completion-5.c rename gcc/testsuite/gcc.dg/cpp/usr/include/{stdio.h => example.h} (100%) create mode 100644 gcc/testsuite/gcc.dg/darwin-minversion-link.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d128-1.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d128-2.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d128-3.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d128-4.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d32-1.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d32-2.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d64-1.c create mode 100644 gcc/testsuite/gcc.dg/dfp/bid-non-canonical-d64-2.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr78884.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr90637.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr90900.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr91063.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr91216.c create mode 100644 gcc/testsuite/gcc.dg/inline-42.c create mode 100644 gcc/testsuite/gcc.dg/inline-43.c create mode 100644 gcc/testsuite/gcc.dg/ipa/ipcp-agg-12.c delete mode 100644 gcc/testsuite/gcc.dg/pr57438-2.c create mode 100644 gcc/testsuite/gcc.dg/pr84032.c create mode 100644 gcc/testsuite/gcc.dg/pr87979.c create mode 100644 gcc/testsuite/gcc.dg/pr89435.c create mode 100644 gcc/testsuite/gcc.dg/pr89795.c create mode 100644 gcc/testsuite/gcc.dg/pr90037.c create mode 100644 gcc/testsuite/gcc.dg/pr90648.c create mode 100644 gcc/testsuite/gcc.dg/pr90733.c create mode 100644 gcc/testsuite/gcc.dg/pr90756.c create mode 100644 gcc/testsuite/gcc.dg/pr90760.c create mode 100644 gcc/testsuite/gcc.dg/pr90892.c create mode 100644 gcc/testsuite/gcc.dg/pr90898.c create mode 100644 gcc/testsuite/gcc.dg/pr91269.c create mode 100644 gcc/testsuite/gcc.dg/pr91720.c create mode 100644 gcc/testsuite/gcc.dg/pr91734.c create mode 100644 gcc/testsuite/gcc.dg/pr91885.c create mode 100644 gcc/testsuite/gcc.dg/pr92430.c create mode 100644 gcc/testsuite/gcc.dg/pr92591-1.c create mode 100644 gcc/testsuite/gcc.dg/pr92591-2.c create mode 100644 gcc/testsuite/gcc.dg/pr92768.c create mode 100644 gcc/testsuite/gcc.dg/pr93054.c create mode 100644 gcc/testsuite/gcc.dg/pr93576.c create mode 100644 gcc/testsuite/gcc.dg/pr93820.c create mode 100644 gcc/testsuite/gcc.dg/pr94002.c create mode 100644 gcc/testsuite/gcc.dg/strlenopt-67.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr90278.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr90328.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr90402-1.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr90972.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91126.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91145.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91178-2.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91178.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91200.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91445.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91812.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr92222.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr92704.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93381.c create mode 100644 gcc/testsuite/gcc.dg/torture/stackalign/builtin-return-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr88676-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr91091-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr91091-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr92930.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-78.c create mode 100644 gcc/testsuite/gcc.dg/tsan/pr90208-1.c create mode 100644 gcc/testsuite/gcc.dg/tsan/pr90208-2.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr91293-1.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr91293-2.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr91293-3.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr91665.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92420.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92710.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92723.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr93767.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-fma-3.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-1.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-2.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-3.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/no-inline-lrint_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/nosplit-di-const-volatile_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr92424-2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr92424-3.c create mode 100644 gcc/testsuite/gcc.target/arc/delay-slot-limm.c create mode 100644 gcc/testsuite/gcc.target/arc/pic-2.c create mode 100644 gcc/testsuite/gcc.target/arc/pr89838.c create mode 100644 gcc/testsuite/gcc.target/arc/tls-2.c create mode 100644 gcc/testsuite/gcc.target/arc/tls-3.c create mode 100644 gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c create mode 100644 gcc/testsuite/gcc.target/arm/pr88167-1.c create mode 100644 gcc/testsuite/gcc.target/arm/pr88167-2.c create mode 100644 gcc/testsuite/gcc.target/arm/pr89190.c create mode 100644 gcc/testsuite/gcc.target/i386/avx-pr93637.c create mode 100644 gcc/testsuite/gcc.target/i386/avx2-pr93418.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr91150.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr91157.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr93673.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512dq-pr90991-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512dq-pr93673.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr91157.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr93673.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vbmi2-vpshld-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vbmi2-vpshrd-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr93009.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr93670.c create mode 100644 gcc/testsuite/gcc.target/i386/mvc14.c create mode 100644 gcc/testsuite/gcc.target/i386/pr65782.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-10.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-8.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-9.c create mode 100644 gcc/testsuite/gcc.target/i386/pr87853.c create mode 100644 gcc/testsuite/gcc.target/i386/pr90178.c create mode 100644 gcc/testsuite/gcc.target/i386/pr90193.c create mode 100644 gcc/testsuite/gcc.target/i386/pr90547.c create mode 100644 gcc/testsuite/gcc.target/i386/pr90867.c create mode 100644 gcc/testsuite/gcc.target/i386/pr90899.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91131.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91298-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91298-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91623.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91704.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92225.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92615.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93088.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93656.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93696-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93696-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr93743.c create mode 100644 gcc/testsuite/gcc.target/i386/spellcheck-options-5.c create mode 100644 gcc/testsuite/gcc.target/mips/cfgcleanup-jalr1.c create mode 100644 gcc/testsuite/gcc.target/mips/cfgcleanup-jalr2.c create mode 100644 gcc/testsuite/gcc.target/mips/cfgcleanup-jalr3.c create mode 100644 gcc/testsuite/gcc.target/mips/dwarfregtable-1.c create mode 100644 gcc/testsuite/gcc.target/mips/dwarfregtable-2.c create mode 100644 gcc/testsuite/gcc.target/mips/dwarfregtable-3.c create mode 100644 gcc/testsuite/gcc.target/mips/dwarfregtable-4.c create mode 100644 gcc/testsuite/gcc.target/mips/dwarfregtable.h create mode 100644 gcc/testsuite/gcc.target/mips/get-fcsr-3.c create mode 100644 gcc/testsuite/gcc.target/mips/msa-fmadd-n64.c create mode 100644 gcc/testsuite/gcc.target/mips/msa-fmadd-o32.c create mode 100644 gcc/testsuite/gcc.target/mips/pr91769.c create mode 100644 gcc/testsuite/gcc.target/powerpc/darn-3.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr70010-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr70010-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr70010-3.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr70010-4.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr70010.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr89424-0.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr89765-mc.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr91275.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92090-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92090.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92098-int-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92098-int-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92398.h create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92398.p9+.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr92398.p9-.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr93073.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr93800.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pure-builtin-redundant-load.c create mode 100644 gcc/testsuite/gcc.target/powerpc/sse4_1-check.h create mode 100644 gcc/testsuite/gcc.target/powerpc/sse4_1-pblendvb.c create mode 100644 gcc/testsuite/gcc.target/powerpc/sse4_1-pblendw-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/sse4_1-pblendw.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-10c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-10d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-11c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-11d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-12c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-12d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-13c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-13d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-14c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-14d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-15c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-15d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-16c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-16d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-17c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-17d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-18c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-18d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-19c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-19d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-20c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-20d.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-9c.c create mode 100644 gcc/testsuite/gcc.target/powerpc/vsx-builtin-9d.c create mode 100644 gcc/testsuite/gcc.target/riscv/pr93202.c create mode 100644 gcc/testsuite/gcc.target/riscv/pr93304.c create mode 100644 gcc/testsuite/gcc.target/riscv/promote-type-for-libcall.c create mode 100644 gcc/testsuite/gcc.target/riscv/shift-shift-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/shift-shift-5.c create mode 100644 gcc/testsuite/gcc.target/s390/pr89952.c create mode 100644 gcc/testsuite/gcc.target/s390/pr93908.c create mode 100644 gcc/testsuite/gcc.target/s390/sigfpe-eh.c create mode 100644 gcc/testsuite/gcc.target/s390/vector/pr92950.c create mode 100644 gcc/testsuite/gcc.target/s390/vector/vec-shift-2.c create mode 100644 gcc/testsuite/gcc.target/x86_64/abi/avx512f/asm-support-darwin.s create mode 100644 gcc/testsuite/gdc.test/README.gcc create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail2456.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test18312.d create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_12.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_12.f90 create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_13.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_13.f90 create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_14.f90 create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_17.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_17.f90 create mode 100644 gcc/testsuite/gfortran.dg/allocated_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/allocated_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/allocated_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/arith_divide_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_48.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_49.f90 create mode 100644 gcc/testsuite/gfortran.dg/bind-c-intent-out.f90 create mode 100644 gcc/testsuite/gfortran.dg/bind_c_array_params_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/bind_c_array_params_3_aux.c create mode 100644 gcc/testsuite/gfortran.dg/char_result_19.f90 create mode 100644 gcc/testsuite/gfortran.dg/char_result_mod_19.f90 create mode 100644 gcc/testsuite/gfortran.dg/class_70.f03 create mode 100644 gcc/testsuite/gfortran.dg/class_71.f90 create mode 100644 gcc/testsuite/gfortran.dg/coarray/codimension_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/deferred_character_33.f90 create mode 100644 gcc/testsuite/gfortran.dg/deferred_character_33a.f90 create mode 100644 gcc/testsuite/gfortran.dg/deferred_character_34.f90 create mode 100644 gcc/testsuite/gfortran.dg/dependency_56.f90 create mode 100644 gcc/testsuite/gfortran.dg/do_subscript_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/do_subscript_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/do_subscript_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/do_subscript_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/eof_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/external_implicit_none_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/external_procedure_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr93329.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr93463.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr87752.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr92977.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr93555.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/target-parallel1.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/teams1.f90 create mode 100644 gcc/testsuite/gfortran.dg/graphite/pr93439.f90 create mode 100644 gcc/testsuite/gfortran.dg/initialization_30.f90 create mode 100644 gcc/testsuite/gfortran.dg/inquire_pre.f90 create mode 100644 gcc/testsuite/gfortran.dg/inquiry_type_ref_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/iso_c_binding_char_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/matmul_blas_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pointer_array_11.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr47054_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr47054_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr68544.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr69398.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr69455_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr69455_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr69499.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr77632_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr78719_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr78719_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr78719_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr78739.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr86587.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr87907.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr87991.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr87993.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr88072.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89344.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89647.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89943_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89943_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89943_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr89943_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr90002.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr90021.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr90290.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr90385.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91296.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91359_1.f create mode 100644 gcc/testsuite/gfortran.dg/pr91359_2.f create mode 100644 gcc/testsuite/gfortran.dg/pr91471.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91485.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91496.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91552.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91553.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91564.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91565.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91566.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91568.f create mode 100644 gcc/testsuite/gfortran.dg/pr91587.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91589.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91641.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91642.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91649.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91660_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91660_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91714.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91715.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91727.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91785.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91801.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91802.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91864.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91913.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr91942.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92050.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92208.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92277.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92629.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92781.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92897.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92898.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93263_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93263_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93580.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93714_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93714_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93835.f08 create mode 100644 gcc/testsuite/gfortran.dg/proc_ptr_51.f90 create mode 100644 gcc/testsuite/gfortran.dg/select_type_48.f90 create mode 100644 gcc/testsuite/gfortran.dg/shiftalr_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/spread_size_limit_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/streamio_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/warn_unused_dummy_argument_5.f90 create mode 100644 gcc/testsuite/gnat.dg/addr14.adb create mode 100644 gcc/testsuite/gnat.dg/aliased2.adb create mode 100644 gcc/testsuite/gnat.dg/limited_with7.adb create mode 100644 gcc/testsuite/gnat.dg/limited_with7.ads create mode 100644 gcc/testsuite/gnat.dg/limited_with7_pkg.ads create mode 100644 gcc/testsuite/gnat.dg/lto23.adb create mode 100644 gcc/testsuite/gnat.dg/lto24.adb create mode 100644 gcc/testsuite/gnat.dg/lto24_pkg1.ads create mode 100644 gcc/testsuite/gnat.dg/lto24_pkg2.adb create mode 100644 gcc/testsuite/gnat.dg/lto24_pkg2.ads create mode 100644 gcc/testsuite/gnat.dg/opt78.adb create mode 100644 gcc/testsuite/gnat.dg/opt78.ads create mode 100644 gcc/testsuite/gnat.dg/opt79.adb create mode 100644 gcc/testsuite/gnat.dg/opt79.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array4.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg1.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg2-g.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg2.ads create mode 100644 gcc/testsuite/gnat.dg/specs/debug1.ads create mode 100644 gcc/testsuite/gnat.dg/specs/discr5.ads create mode 100644 gcc/testsuite/gnat.dg/specs/discr6.ads create mode 100644 gcc/testsuite/gnat.dg/subpools1.adb create mode 100644 gcc/testsuite/gnat.dg/unchecked_convert13.adb create mode 100644 gcc/testsuite/objc-obj-c++-shared/CF-CFString.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/F-NSArray.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/F-NSAutoreleasePool.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/F-NSObject.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/F-NSString.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/F-NSValue.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFArray.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFAvai [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFBase.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFChar [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFData.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFDict [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFLocale.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/CoreFoundation/CFString.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSArray.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSAutorele [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSDate.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSEnumerator.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSGeometry.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSObjCRuntime.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSObject.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSRange.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSString.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSValue.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/Foundation/NSZone.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/GNUstep.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/GSBlocks.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/GSConfig.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/GSObjCRuntime.h create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/GSVersion [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/NSArray+G [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/NSMutable [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/NSNumber+ [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/NSObject+ [...] create mode 100644 gcc/testsuite/objc-obj-c++-shared/GNUStep/GNUstepBase/NSString+ [...] create mode 100644 gcc/testsuite/objc.dg/instancetype-0.m delete mode 100644 gcc/tree-ssa-phionlycprop.c create mode 100644 libgfortran/generated/findloc0_r10.c create mode 100644 libgfortran/generated/findloc1_r10.c create mode 100644 libgo/go/go/internal/gccgoimporter/testdata/issue34182.go create mode 100644 libgo/go/go/internal/gccgoimporter/testdata/issue34182.gox create mode 100644 libgomp/testsuite/libgomp.c++/for-27.C create mode 100644 libgomp/testsuite/libgomp.c++/udr-20.C create mode 100644 libgomp/testsuite/libgomp.c++/udr-21.C create mode 100644 libgomp/testsuite/libgomp.c-c++-common/pr93515.c create mode 100644 libgomp/testsuite/libgomp.c/pr90811.c create mode 100644 libgomp/testsuite/libgomp.fortran/atomic1.f90 create mode 100644 libphobos/libdruntime/config/aarch64/switchcontext.S create mode 100644 libphobos/libdruntime/config/arm/switchcontext.S create mode 100644 libphobos/libdruntime/config/common/threadasm.S create mode 100644 libphobos/libdruntime/config/mingw/switchcontext.S create mode 100644 libphobos/libdruntime/config/mips/switchcontext.S create mode 100644 libphobos/libdruntime/config/powerpc/switchcontext.S create mode 100644 libphobos/libdruntime/config/powerpc64/callwithstack.S create mode 100644 libphobos/libdruntime/config/x86/switchcontext.S delete mode 100644 libphobos/libdruntime/core/threadasm.S create mode 100644 libphobos/libdruntime/gcc/emutls.d create mode 100644 libphobos/libdruntime/gcc/gthread.d create mode 100644 libphobos/testsuite/libphobos.allocations/tls_gc_integration.d create mode 100644 libphobos/testsuite/libphobos.thread/tlsgc_sections.d create mode 100644 libphobos/testsuite/libphobos.typeinfo/struct-align.d create mode 100644 libstdc++-v3/libsupc++/eh_term_handler.h create mode 100644 libstdc++-v3/testsuite/18_support/51333.cc create mode 100644 libstdc++-v3/testsuite/18_support/headers/cfloat/values_c++17.cc create mode 100644 libstdc++-v3/testsuite/18_support/set_terminate.cc create mode 100644 libstdc++-v3/testsuite/18_support/set_unexpected.cc delete mode 100644 libstdc++-v3/testsuite/20_util/endian/1.cc create mode 100644 libstdc++-v3/testsuite/20_util/function/91456.cc create mode 100644 libstdc++-v3/testsuite/20_util/function_objects/bind_front/2.cc create mode 100644 libstdc++-v3/testsuite/20_util/function_objects/invoke/3.cc create mode 100644 libstdc++-v3/testsuite/20_util/is_invocable/91456.cc create mode 100644 libstdc++-v3/testsuite/20_util/monotonic_buffer_resource/93208.cc create mode 100644 libstdc++-v3/testsuite/20_util/scoped_allocator/construct_pair_ [...] create mode 100644 libstdc++-v3/testsuite/20_util/specialized_algorithms/uninitial [...] create mode 100644 libstdc++-v3/testsuite/20_util/specialized_algorithms/uninitial [...] create mode 100644 libstdc++-v3/testsuite/20_util/specialized_algorithms/uninitial [...] create mode 100644 libstdc++-v3/testsuite/20_util/specialized_algorithms/uninitial [...] create mode 100644 libstdc++-v3/testsuite/20_util/tuple/cons/90700.cc create mode 100644 libstdc++-v3/testsuite/20_util/unique_ptr/assign/91308.cc create mode 100644 libstdc++-v3/testsuite/20_util/unique_ptr/modifiers/93562.cc create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/requirement [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/requirement [...] create mode 100644 libstdc++-v3/testsuite/23_containers/array/requirements/constex [...] create mode 100644 libstdc++-v3/testsuite/23_containers/deque/types/92267.cc create mode 100644 libstdc++-v3/testsuite/23_containers/vector/cons/89164.cc create mode 100644 libstdc++-v3/testsuite/23_containers/vector/cons/89164_c++17.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/for_each/for_each_n.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/for_each/for_each_n_debug.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/pstl/feature_test.cc create mode 100644 libstdc++-v3/testsuite/25_algorithms/rotate/90920.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/bit/bit.pow.two/ceil2_neg.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/bit/bit.rotate/rotl.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/bit/bit.rotate/rotr.cc delete mode 100644 libstdc++-v3/testsuite/26_numerics/bit/bitops.rot/rotl.cc delete mode 100644 libstdc++-v3/testsuite/26_numerics/bit/bitops.rot/rotr.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/complex/proj.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/endian/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/endian/2.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/endian/3.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/endian/4.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/exclusive_scan/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/inclusive_scan/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/random/random_device/85494.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/reduce/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/reduce/2.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/transform_exclusive_scan/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/transform_inclusive_scan/1.cc create mode 100644 libstdc++-v3/testsuite/26_numerics/transform_reduce/1.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/iterators/91067.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/concat/92853.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/concat/94063.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/construct/90281.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/construct/90634.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/factory/u8path.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/generic/utf.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/generic/wchar_t.cc create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/native/alloc.cc create mode 100644 libstdc++-v3/testsuite/30_threads/shared_timed_mutex/94069.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/construct/90281.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/construct/90634.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/factory/u8path.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/native/alloc.cc create mode 100644 libstdc++-v3/testsuite/experimental/names.cc create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] create mode 100644 libstdc++-v3/testsuite/tr2/dynamic_bitset/cmp.cc create mode 100644 libstdc++-v3/testsuite/tr2/dynamic_bitset/cons.cc create mode 100644 libstdc++-v3/testsuite/tr2/dynamic_bitset/copy.cc create mode 100644 libstdc++-v3/testsuite/tr2/dynamic_bitset/move.cc create mode 100644 libstdc++-v3/testsuite/tr2/dynamic_bitset/pr92059.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1_gcc8_9/gnu-release-arm-spec2k6-O2 updated (914cfb61a -> 7eb6d72ce)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1_gcc8_9/gnu-release-arm-spec2k6-O2 in repository toolchain/ci/base-artifacts. discards 914cfb61a 2: reset: gcc-375eb99a558e4e90ddba2cda1b3066d3cabf80bc: 1 new 7eb6d72ce 2: update: gcc-05409a1edd80a96c26cead01d1b65dc9f25a22af: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (914cfb61a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1_gcc8_9/gnu-relea [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 106 +- 02-prepare_abe/console.log | 440 +- 03-build_abe-binutils/console.log | 10446 +-- 04-build_abe-stage1/console.log | 18235 ++-- 05-build_abe-linux/console.log | 230 +- 06-build_abe-glibc/console.log | 36042 ++++---- 07-build_abe-stage2/console.log | 44018 +++++----- 09-benchmark--O2_marm/benchmark-start.log | 2 +- 09-benchmark--O2_marm/benchmark.log | 4 +- 09-benchmark--O2_marm/console.log | 84 +- 10-check_regression/console.log | 4558 +- 10-check_regression/extra-bisect-params | 2 +- 10-check_regression/results-0.csv | 3177 +- 10-check_regression/results-1.csv | 3205 +- 10-check_regression/results-brief.csv | 56 +- 10-check_regression/results-compare.csv | 10 +- 10-check_regression/results-full.csv | 3411 +- 10-check_regression/results.csv | 243 +- 10-check_regression/results.log | 4358 +- 10-check_regression/trigger-bisect | 4 - 11-update_baseline/console.log | 8970 +- 11-update_baseline/extra-bisect-params | 2 +- 11-update_baseline/results-0.csv | 3364 +- 11-update_baseline/results-1.csv | 3205 +- 11-update_baseline/results-brief.csv | 58 +- 11-update_baseline/results-compare.csv | 13 +- 11-update_baseline/results-full.csv | 3445 +- 11-update_baseline/results.csv | 245 +- 11-update_baseline/results.log | 4512 +- console.log | 120033 ++++++++++++++------------- jenkins/manifest.sh | 12 +- regressions.txt | 2 +- reset-baseline | 0 results | 3 +- results_id | 2 +- 35 files changed, 139285 insertions(+), 133212 deletions(-) delete mode 100644 10-check_regression/trigger-bisect delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 updated (2691ffe6dba -> b3341826531)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 in repository toolchain/ci/gcc. from 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand. adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands. adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands. adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands. adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands. adds e4596b66710 coroutines, testsuite: Fix single test execution. adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...] adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995] adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172] adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector adds 3b2cc34369a Daily bump. adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation adds 4da9288745d libgomp testsuite - disable long double for AMDGCN adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201] adds d5029d45940 Fix up duplicated duplicated words in comments adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes adds dbde9e2d595 amdgcn: Fix vector compare modes adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang adds 0db2cd17702 analyzer: tweaks to exploded_node ctor adds 7d9c107ab1e analyzer: introduce noop_region_model_context adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047] adds 884d9141112 analyzer: make summarized dumps more comprehensive adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90 adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands. adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands. adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands. adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands. adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics. adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics. adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix. adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix. adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...] adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...] adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...] adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...] adds 529ea7d9596 Complete change to resolve pr90275. adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886) adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033) No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 5540 +++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 55 + gcc/analyzer/diagnostic-manager.cc | 2 +- gcc/analyzer/engine.cc | 13 +- gcc/analyzer/exploded-graph.h | 7 +- gcc/analyzer/region-model.cc | 265 +- gcc/analyzer/region-model.h | 90 +- gcc/analyzer/sm-malloc.cc | 2 +- gcc/asan.c | 7 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-common.c | 2 +- gcc/c/ChangeLog | 17 + gcc/c/c-decl.c | 50 +- gcc/c/c-tree.h | 12 +- gcc/c/c-typeck.c | 5 +- gcc/cfgexpand.c | 2 +- gcc/cgraphunit.c | 13 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 50 +- gcc/config/aarch64/aarch64.md | 22 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/aarch64/iterators.md | 3 +- gcc/config/arc/arc.c | 2 +- gcc/config/arm/arm-builtins.c | 464 +- gcc/config/arm/arm-protos.h | 1 + gcc/config/arm/arm.c | 25 + gcc/config/arm/arm.h | 3 + gcc/config/arm/arm_mve.h | 20581 +++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 817 + gcc/config/arm/constraints.md | 47 +- gcc/config/arm/iterators.md | 3 +- gcc/config/arm/mve.md | 9562 ++++++++- gcc/config/arm/neon.md | 8 +- gcc/config/arm/predicates.md | 36 + gcc/config/arm/t-arm | 4 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/gcn/gcn-valu.md | 31 +- gcc/config/gcn/gcn.h | 4 + gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/constraints.md | 11 + gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/cp/ChangeLog | 48 + gcc/cp/constraint.cc | 8 +- gcc/cp/coroutines.cc | 4 +- gcc/cp/decl.c | 9 + gcc/cp/logic.cc | 8 +- gcc/cp/method.c | 4 +- gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 82 +- gcc/cp/pt.c | 8 +- gcc/cp/tree.c | 20 +- gcc/cse.c | 1 - gcc/d/ChangeLog | 6 + gcc/d/d-target.cc | 2 +- gcc/d/expr.cc | 2 +- gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 72 +- gcc/fold-const.c | 7 +- gcc/fortran/ChangeLog | 16 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/class.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/fortran/trans-types.c | 2 +- gcc/gimple-fold.c | 10 +- gcc/gimple-loop-versioning.cc | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-predicate.c | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 2 +- gcc/omp-grid.c | 2 +- gcc/optinfo-emit-json.cc | 2 +- gcc/po/ChangeLog | 4 + gcc/po/sv.po | 162 +- gcc/read-rtl-function.c | 6 +- gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 2151 +- .../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +- gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 + gcc/testsuite/g++.dg/abi/mangle74.C | 30 + .../g++.dg/coroutines/torture/coro-torture.exp | 14 +- gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 + gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 + gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +- gcc/testsuite/g++.dg/ext/pr94197.C | 74 + .../g++.dg/goacc/firstprivate-mappings-1.C | 12 +- gcc/testsuite/g++.target/i386/pr94185.C | 2 +- gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 + gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 + gcc/testsuite/gcc.dg/pr94015.c | 107 + gcc/testsuite/gcc.dg/pr94172-1.c | 12 + gcc/testsuite/gcc.dg/pr94172-2.c | 19 + gcc/testsuite/gcc.dg/pr94188.c | 10 + gcc/testsuite/gcc.dg/pr94189.c | 11 + gcc/testsuite/gcc.dg/torture/pr94206.c | 17 + .../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 5 +- gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 + .../aarch64/sve/acle/general-c/sizeless-1.c | 1 - .../aarch64/sve/acle/general-c/sizeless-2.c | 1 - .../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 + .../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +- .../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +- .../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +- .../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +- .../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +- .../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 + .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 + .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 + .../vldrdq_gather_shifted_offset_z_s64.c | 22 + .../vldrdq_gather_shifted_offset_z_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 + .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 + .../vldrhq_gather_shifted_offset_z_f16.c | 22 + .../vldrhq_gather_shifted_offset_z_s16.c | 22 + .../vldrhq_gather_shifted_offset_z_s32.c | 22 + .../vldrhq_gather_shifted_offset_z_u16.c | 22 + .../vldrhq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 + .../vldrwq_gather_shifted_offset_z_f32.c | 22 + .../vldrwq_gather_shifted_offset_z_s32.c | 22 + .../vldrwq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 + .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_s16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_s16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpnot.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 + .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 + .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 + .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 + .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 + .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 + .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 + .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 + .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 + .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 + .../vstrdq_scatter_shifted_offset_p_s64.c | 22 + .../vstrdq_scatter_shifted_offset_p_u64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_s32.c | 22 + .../vstrwq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 + gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 11 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-forwprop.c | 11 +- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 245 +- gcc/tree-ssa-strlen.h | 2 +- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libgomp/ChangeLog | 12 + .../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 + .../firstprivate-mappings-1.c | 9 + .../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +- libstdc++-v3/ChangeLog | 46 + libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stream_iterator.h | 4 +- libstdc++-v3/include/bits/streambuf_iterator.h | 4 +- libstdc++-v3/include/experimental/executor | 226 +- libstdc++-v3/include/experimental/socket | 18 +- libstdc++-v3/include/std/stop_token | 12 + libstdc++-v3/include/std/type_traits | 70 +- .../20_util/is_nothrow_constructible/94003.cc | 46 + .../testsuite/experimental/net/executor/1.cc | 93 + 2011 files changed, 83041 insertions(+), 1943 deletions(-) create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 updated (837a12b82 -> 40b71f44c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 in repository toolchain/ci/base-artifacts. discards 837a12b82 0: update: gcc-2691ffe6dbaffb704593dd6220178c28848b3855: 1 new 40b71f44c 0: update: gcc-b3341826531e80e02f194460b4fbe1b0541c0463: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (837a12b82) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-master-aarch64-b [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 316 +- 03-build_abe-bootstrap_O1/console.log | 71522 +++++++++++++++---------------- 05-check_regression/console.log | 20 +- 06-update_baseline/console.log | 2 +- console.log | 71988 ++++++++++++++++---------------- jenkins/manifest.sh | 10 +- regressions.txt | 12 +- 8 files changed, 72035 insertions(+), 71963 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig updated (f19b40bd377 -> 4e3d3e40726)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig in repository toolchain/ci/gcc. from f19b40bd377 Fix ChangeLog formatting from my commit last friday. adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0 adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch. adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch. adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch. adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...] adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179] adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces. adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...] adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...] adds b3f246f12b2 Daily bump. adds 950183c7741 Update gcc sv.po. adds 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand. adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands. adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands. adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands. adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands. adds e4596b66710 coroutines, testsuite: Fix single test execution. adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...] adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995] adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172] adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector adds 3b2cc34369a Daily bump. adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 2385 ++++++ gcc/DATESTAMP | 2 +- gcc/asan.c | 5 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-common.c | 2 +- gcc/c/ChangeLog | 22 + gcc/c/c-decl.c | 50 +- gcc/c/c-fold.c | 9 + gcc/c/c-tree.h | 12 +- gcc/c/c-typeck.c | 5 +- gcc/cfgexpand.c | 2 +- gcc/common/config/arm/arm-common.c | 3 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 2 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/aarch64/iterators.md | 3 +- gcc/config/arm/aout.h | 6 +- gcc/config/arm/arm-builtins.c | 440 +- gcc/config/arm/arm-c.c | 10 + gcc/config/arm/arm-cpus.in | 14 +- gcc/config/arm/arm-protos.h | 2 +- gcc/config/arm/arm.c | 294 +- gcc/config/arm/arm.h | 69 +- gcc/config/arm/arm.md | 27 +- gcc/config/arm/arm_mve.h | 8071 ++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 311 + gcc/config/arm/constraints.md | 40 +- gcc/config/arm/iterators.md | 13 +- gcc/config/arm/mve.md | 3242 ++++++++ gcc/config/arm/neon.md | 22 +- gcc/config/arm/predicates.md | 30 +- gcc/config/arm/t-arm | 5 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/arm/thumb2.md | 2 +- gcc/config/arm/types.md | 18 +- gcc/config/arm/unspecs.md | 2 +- gcc/config/arm/vec-common.md | 41 +- gcc/config/arm/vfp.md | 129 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/cp/ChangeLog | 33 + gcc/cp/constraint.cc | 2 +- gcc/cp/decl.c | 9 + gcc/cp/method.c | 4 +- gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 62 +- gcc/cp/pt.c | 6 +- gcc/d/ChangeLog | 12 + gcc/d/decl.cc | 7 +- gcc/d/types.cc | 10 +- gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 72 +- gcc/fold-const.c | 7 +- gcc/fortran/ChangeLog | 10 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/gimple-fold.c | 4 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 12 +- gcc/omp-grid.c | 2 +- gcc/po/ChangeLog | 4 + gcc/po/sv.po | 162 +- gcc/read-rtl-function.c | 6 +- gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 893 +++ .../g++.dg/coroutines/torture/coro-torture.exp | 14 +- gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 + gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 + gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 + gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +- gcc/testsuite/g++.dg/ext/pr94197.C | 74 + gcc/testsuite/g++.target/i386/pr94185.C | 33 + gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 + gcc/testsuite/gcc.dg/pr94015.c | 107 + gcc/testsuite/gcc.dg/pr94172-1.c | 12 + gcc/testsuite/gcc.dg/pr94172-2.c | 19 + gcc/testsuite/gcc.dg/pr94188.c | 10 + gcc/testsuite/gcc.dg/pr94189.c | 11 + .../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 5 +- .../aarch64/sve/acle/general-c/sizeless-1.c | 3 +- .../aarch64/sve/acle/general-c/sizeless-2.c | 3 +- gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 14 + .../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 12 + .../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 67 + .../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 67 + .../arm/mve/intrinsics/mve_vector_float.c | 27 + .../arm/mve/intrinsics/mve_vector_float1.c | 31 + .../arm/mve/intrinsics/mve_vector_float2.c | 27 + .../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 49 + .../arm/mve/intrinsics/mve_vector_int1.c | 54 + .../arm/mve/intrinsics/mve_vector_int2.c | 49 + .../arm/mve/intrinsics/mve_vector_uint.c | 49 + .../arm/mve/intrinsics/mve_vector_uint1.c | 54 + .../arm/mve/intrinsics/mve_vector_uint2.c | 49 + .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpnot.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 + gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 + gcc/testsuite/gdc.dg/imports/pr92216.d | 22 + gcc/testsuite/gdc.dg/pr92216.d | 13 + gcc/testsuite/gdc.dg/pr92309.d | 25 + gcc/testsuite/lib/target-supports.exp | 45 +- gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 11 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-forwprop.c | 11 +- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 243 +- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libphobos/ChangeLog | 8 + libphobos/Makefile.in | 2 +- libphobos/configure | 2 +- libphobos/configure.ac | 2 +- libphobos/libdruntime/Makefile.in | 2 +- libstdc++-v3/ChangeLog | 32 + libstdc++-v3/include/experimental/executor | 235 +- libstdc++-v3/include/experimental/socket | 18 +- .../net/execution_context/make_service.cc | 36 + .../testsuite/experimental/net/executor/1.cc | 93 + 864 files changed, 32873 insertions(+), 719 deletions(-) create mode 100644 gcc/config/arm/arm_mve.h create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/config/arm/mve.md create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92216.d create mode 100644 gcc/testsuite/gdc.dg/pr92309.d create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...] create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig updated (15b5d7b82 -> 136bc6132)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allmodconfig in repository toolchain/ci/base-artifacts. from 15b5d7b82 0: update: binutils-a9933ccf467ac771747db9dba541afdf1b72a3f8: all new 136bc6132 1: reset: gcc-4e3d3e40726e1b68bf52fa205c68495124ea60b8: 18770 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 129 +- 02-prepare_abe/console.log | 430 +- 03-build_abe-binutils/console.log | 11088 +++++----- 04-build_abe-stage1/console.log | 20101 +++++++++--------- 05-build_linux/console.log | 5911 +++--- 06-boot_linux/console.log | 8 - 07-check_regression/console.log | 67 +- 07-check_regression/trigger-bisect | 3 + 08-update_baseline/console.log | 15 +- console.log | 37975 ++++++++++++++++++----------------- jenkins/manifest.sh | 10 +- regressions.txt | 13 +- reset-baseline | 0 results | 4 +- 14 files changed, 38236 insertions(+), 37518 deletions(-) delete mode 100644 06-boot_linux/console.log create mode 100644 07-check_regression/trigger-bisect create mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig updated (98f29f5638f -> b5562f1187d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig in repository toolchain/ci/gcc. from 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759] adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation adds 4da9288745d libgomp testsuite - disable long double for AMDGCN adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201] adds d5029d45940 Fix up duplicated duplicated words in comments adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes adds dbde9e2d595 amdgcn: Fix vector compare modes adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang adds 0db2cd17702 analyzer: tweaks to exploded_node ctor adds 7d9c107ab1e analyzer: introduce noop_region_model_context adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047] adds 884d9141112 analyzer: make summarized dumps more comprehensive adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90 adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands. adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands. adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands. adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands. adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands. adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics. adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics. adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix. adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix. adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...] adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...] adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...] adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...] adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...] adds 529ea7d9596 Complete change to resolve pr90275. adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886) adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033) adds b5562f1187d Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 3399 ++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 55 + gcc/analyzer/diagnostic-manager.cc | 2 +- gcc/analyzer/engine.cc | 13 +- gcc/analyzer/exploded-graph.h | 7 +- gcc/analyzer/region-model.cc | 265 +- gcc/analyzer/region-model.h | 90 +- gcc/analyzer/sm-malloc.cc | 2 +- gcc/asan.c | 7 +- gcc/cgraphunit.c | 13 +- gcc/config/aarch64/aarch64.c | 48 +- gcc/config/aarch64/aarch64.md | 22 +- gcc/config/arc/arc.c | 2 +- gcc/config/arm/arm-builtins.c | 188 + gcc/config/arm/arm-protos.h | 1 + gcc/config/arm/arm.c | 25 + gcc/config/arm/arm_mve.h | 16961 ++++++++++++++++--- gcc/config/arm/arm_mve_builtins.def | 506 + gcc/config/arm/constraints.md | 16 +- gcc/config/arm/mve.md | 6415 ++++++- gcc/config/arm/predicates.md | 16 + gcc/config/gcn/gcn-valu.md | 31 +- gcc/config/gcn/gcn.h | 4 + gcc/config/rs6000/constraints.md | 11 + gcc/cp/ChangeLog | 21 + gcc/cp/constraint.cc | 8 +- gcc/cp/coroutines.cc | 4 +- gcc/cp/decl.c | 9 + gcc/cp/logic.cc | 8 +- gcc/cp/parser.c | 20 +- gcc/cp/pt.c | 2 +- gcc/cp/tree.c | 20 +- gcc/cse.c | 1 - gcc/d/ChangeLog | 6 + gcc/d/d-target.cc | 2 +- gcc/d/expr.cc | 2 +- gcc/dwarf2out.c | 70 +- gcc/fold-const.c | 7 +- gcc/fortran/ChangeLog | 6 + gcc/fortran/class.c | 2 +- gcc/fortran/trans-types.c | 2 +- gcc/gimple-fold.c | 10 +- gcc/gimple-loop-versioning.cc | 2 +- gcc/ipa-predicate.c | 2 +- gcc/optinfo-emit-json.cc | 2 +- gcc/testsuite/ChangeLog | 1379 +- .../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +- gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 + gcc/testsuite/g++.dg/abi/mangle74.C | 30 + gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 + .../g++.dg/goacc/firstprivate-mappings-1.C | 12 +- gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 + gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/pr94188.c | 10 + gcc/testsuite/gcc.dg/torture/pr94206.c | 17 + gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 + .../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 + .../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +- .../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +- .../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +- .../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +- .../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +- .../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +- .../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +- .../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 + .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 + .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 + .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 + .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 + .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 + .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 + .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 + .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 + .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 + .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 + .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 + .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 + .../vldrdq_gather_shifted_offset_z_s64.c | 22 + .../vldrdq_gather_shifted_offset_z_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 + .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 + .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 + .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 + .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 + .../vldrhq_gather_shifted_offset_z_f16.c | 22 + .../vldrhq_gather_shifted_offset_z_s16.c | 22 + .../vldrhq_gather_shifted_offset_z_s32.c | 22 + .../vldrhq_gather_shifted_offset_z_u16.c | 22 + .../vldrhq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 + .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 + .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 + .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 + .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 + .../vldrwq_gather_shifted_offset_z_f32.c | 22 + .../vldrwq_gather_shifted_offset_z_s32.c | 22 + .../vldrwq_gather_shifted_offset_z_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 + .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 + .../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 + .../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 + .../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 + .../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 + .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 + .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 + .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 + .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 + .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 + .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 + .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 + .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 + .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 + .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 + .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 + .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 + .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 + .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 + .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 + .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 + .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 + .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 + .../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 + .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 + .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 + .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 + .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 + .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 + .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 + .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 + .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 + .../vstrdq_scatter_shifted_offset_p_s64.c | 22 + .../vstrdq_scatter_shifted_offset_p_u64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 + .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 + .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 + .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_f16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s16.c | 22 + .../vstrhq_scatter_shifted_offset_p_s32.c | 22 + .../vstrhq_scatter_shifted_offset_p_u16.c | 22 + .../vstrhq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 + .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 + .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 + .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_f32.c | 22 + .../vstrwq_scatter_shifted_offset_p_s32.c | 22 + .../vstrwq_scatter_shifted_offset_p_u32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 + .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 + gcc/tree-ssa-dom.c | 9 +- gcc/tree-ssa-forwprop.c | 11 +- gcc/tree-ssa-loop-im.c | 3 +- gcc/tree-ssa-strlen.c | 5 +- gcc/tree-ssa-strlen.h | 2 +- libgomp/ChangeLog | 12 + .../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 + .../firstprivate-mappings-1.c | 9 + .../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +- libstdc++-v3/ChangeLog | 22 + libstdc++-v3/include/bits/stl_algobase.h | 2 +- libstdc++-v3/include/bits/stream_iterator.h | 4 +- libstdc++-v3/include/bits/streambuf_iterator.h | 4 +- libstdc++-v3/include/std/stop_token | 12 + libstdc++-v3/include/std/type_traits | 70 +- .../20_util/is_nothrow_constructible/94003.cc | 46 + 1223 files changed, 54479 insertions(+), 3725 deletions(-) create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94188.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig updated (fb516a6913 -> cdf236890c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig in repository toolchain/ci/binutils-gdb. from fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers adds 53215f214c Non-contiguous memory regions support: Avoid calls to abort adds ac4bf06ca2 Fix seg-fault in strip when copying a file containing corrup [...] adds aef397a154 Non-contiguous memory regions support: Fix testcases after p [...] adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp adds cdf236890c Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 20 ++++ bfd/elf.c | 131 ++++++++++++++------- bfd/elf32-arm.c | 9 +- bfd/elf32-csky.c | 9 +- bfd/elf32-hppa.c | 32 +++-- bfd/elf32-m68hc11.c | 9 +- bfd/elf32-m68hc12.c | 9 +- bfd/elf32-metag.c | 9 +- bfd/elf32-nios2.c | 10 +- bfd/elf64-ppc.c | 44 +++---- bfd/elfnn-aarch64.c | 10 +- bfd/version.h | 2 +- gdb/ChangeLog | 4 + gdb/regformats/regdef.h | 4 + gdb/testsuite/ChangeLog | 6 + .../break-inline-psymtab-2.c} | 17 ++- .../break-inline-psymtab.c} | 6 +- .../break-inline-psymtab.exp} | 25 ++-- gdbserver/ChangeLog | 6 + gdbserver/regcache.cc | 2 +- gdbserver/tdesc.cc | 2 +- gdbserver/tdesc.h | 2 +- ld/ChangeLog | 11 ++ ld/emultempl/xtensaelf.em | 6 +- ld/ldlang.c | 20 ++-- ld/testsuite/ld-arm/non-contiguous-arm4.d | 2 +- ld/testsuite/ld-powerpc/non-contiguous-powerpc.d | 2 +- 27 files changed, 239 insertions(+), 170 deletions(-) copy gdb/testsuite/{gdb.base/info-locals-unused-static-var.c => gdb.dwarf2/break-i [...] copy gdb/testsuite/{gdb.base/info-locals-unused-static-var.c => gdb.dwarf2/break-i [...] copy gdb/testsuite/{gdb.arch/amd64-break-on-asm-line.exp => gdb.dwarf2/break-inlin [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig updated (71fb14a5f -> 628b324f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-defconfig in repository toolchain/ci/base-artifacts. discards 71fb14a5f 0: update: binutils-gcc-linux: boot new 628b324f2 0: update: binutils-gcc: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (71fb14a5f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 171 +- 02-prepare_abe/console.log | 403 +- 03-build_abe-binutils/console.log | 11669 +++++++------- 04-build_abe-stage1/console.log | 15343 +++++++++--------- 05-build_linux/console.log | 2787 ++-- 06-boot_linux/console.log | 474 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 2 +- console.log | 30851 ++++++++++++++++++------------------ jenkins/manifest.sh | 17 +- regressions.txt | 2 +- 11 files changed, 30663 insertions(+), 31058 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig updated (339485c9a80f -> 93556fb211fa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig in repository toolchain/ci/linux. from 339485c9a80f Linux 4.19.110 adds 458c058c9cd4 phy: Revert toggling reset changes. adds ba389f362030 net: phy: Avoid multiple suspends adds d6d11db20e8f cgroup, netclassid: periodically release file_lock on clas [...] adds 33f0d95c1079 gre: fix uninit-value in __iptunnel_pull_header adds 24dd755fcec6 inet_diag: return classid for all socket types adds 3d95a5e34b40 ipv6/addrconf: call ipv6_mc_up() for non-Ethernet interface adds 79a958d8a1e5 ipvlan: add cond_resched_rcu() while processing muticast backlog adds ee98e615c8ee ipvlan: do not add hardware address of master to its unica [...] adds cb9e7197bbeb ipvlan: do not use cond_resched_rcu() in ipvlan_process_mu [...] adds eb273bb8205c ipvlan: don't deref eth hdr before checking it's set adds 53e404eddda4 net/ipv6: use configured metric when add peer route adds 7aa760f0f545 netlink: Use netlink header as base to calculate bad attri [...] adds 28cedae50965 net: macsec: update SCI upon MAC address change. adds 7e78a7fdcc8d net: nfc: fix bounds checking bugs on "pipe" adds 64fabf9bcadf net/packet: tpacket_rcv: do not increment ring index on drop adds ba245652e198 net: stmmac: dwmac1000: Disable ACS if enhanced descs are [...] adds c8149165ac27 net: systemport: fix index check to avoid an array out of [...] adds 8a207f28f55d r8152: check disconnect status after long sleep adds 989e5462fae3 sfc: detach from cb_page in efx_copy_channel() adds aadf2a728fd7 bnxt_en: reinitialize IRQs when MTU is modified adds 941464dcbcd3 cgroup: memcg: net: do not associate sock with unrelated cgroup adds 9d9141948a02 net: memcg: late association of sock to memcg adds 34636d249831 net: memcg: fix lockdep splat in inet_csk_accept() adds f9f04772a2a8 devlink: validate length of param values adds 4e4a3292c69a fib: add missing attribute validation for tun_id adds 4785c6659738 nl802154: add missing attribute validation adds 1768ebf32e5e nl802154: add missing attribute validation for dev_type adds 89b4332a9f24 can: add missing attribute validation for termination adds 388b9d45aecd macsec: add missing attribute validation for port adds 09ec15bbde5f net: fq: add missing attribute validation for orphan mask adds 1c2dcaf80a0f team: add missing attribute validation for port ifindex adds 98be45047c33 team: add missing attribute validation for array index adds ae855e782d4d nfc: add missing attribute validation for SE API adds b198061962a9 nfc: add missing attribute validation for deactivate target adds 18164e7902ba nfc: add missing attribute validation for vendor subcommand adds e37fc53a1ea7 net: phy: fix MDIO bus PM PHY resuming adds b5a8261a4588 selftests/net/fib_tests: update addr_metric_test for peer [...] adds d8cfddaf47d2 net/ipv6: need update peer route when modify metric adds dfe7df51a58b net/ipv6: remove the old peer route if change it to a new one adds 3c2893a77cef tipc: add missing attribute validation for MTU property adds 48aea14b8840 devlink: validate length of region addr/len adds 4dff63b3ff05 bonding/alb: make sure arp header is pulled before accessing it adds 6a62f2dd47a7 slip: make slhc_compress() more robust against malicious packets adds 10ea9902ed4f net: fec: validate the new settings in fec_enet_set_coalesce() adds 084dce9dc9d3 macvlan: add cond_resched() during multicast processing adds ff79a4a75ca3 cgroup: cgroup_procs_next should increase position index adds ab3e3b23d8d5 cgroup: Iterate tasks that did not finish do_exit() adds 30fa84ae81ca iwlwifi: mvm: Do not require PHY_SKU NVM section for 3168 devices adds 2d716cbdfd9f virtio-blk: fix hw_queue stopped on arbitrary error adds ba21563b257a iommu/vt-d: quirk_ioat_snb_local_iommu: replace WARN_TAINT [...] adds 64cd059b7944 netfilter: nf_conntrack: ct_cpu_seq_next should increase p [...] adds 4fbcbed7c451 netfilter: synproxy: synproxy_cpu_seq_next should increase [...] adds 6fb92c687fba netfilter: xt_recent: recent_seq_next should increase posi [...] adds 80a12a6f0357 netfilter: x_tables: xt_mttg_seq_next should increase posi [...] adds 3cd2a91a88be workqueue: don't use wq_select_unbound_cpu() for bound works adds bef7177cefad drm/amd/display: remove duplicated assignment to grph_obj_type adds a89327c1f770 ktest: Add timeout for ssh sync testing adds a8ab0b709790 cifs_atomic_open(): fix double-put on late allocation failure adds 777179200cb8 gfs2_atomic_open(): fix O_EXCL|O_CREAT handling on cold dcache adds 331c88f5d0f1 KVM: x86: clear stale x86_emulate_ctxt->intercept value adds 2345c4d769ed ARC: define __ALIGN_STR and __ALIGN symbols for ARC adds 609314331540 macintosh: windfarm: fix MODINFO regression adds 86896c1c5785 efi: Fix a race and a buffer overflow while reading efivar [...] adds 53afdba2c35e efi: Make efi_rts_work accessible to efi page fault handler adds 319478cbd2be mt76: fix array overflow on receiving too many fragments f [...] adds 119c200b41fc x86/mce: Fix logic and comments around MSR_PPIN_CTL adds 9407d33ff453 iommu/dma: Fix MSI reservation allocation adds 9d9a8afd4c70 iommu/vt-d: dmar: replace WARN_TAINT with pr_warn + add_taint adds 1315f6e50e4e iommu/vt-d: Fix a bug in intel_iommu_iova_to_phys() for huge page adds bf0ef794e197 batman-adv: Don't schedule OGM for disabled interface adds e0e86d976a14 pinctrl: meson-gxl: fix GPIOX sdio pins adds c62016bdc2da pinctrl: core: Remove extra kref_get which blocks hogs bei [...] adds cce0478d6a9e drm/i915/gvt: Fix unnecessary schedule timer when no vGPU exits adds 70f5b3685234 i2c: gpio: suppress error on probe defer adds 7ff441815924 nl80211: add missing attribute validation for critical pro [...] adds 4fe88c83221d nl80211: add missing attribute validation for beacon repor [...] adds 99c731e17d5e nl80211: add missing attribute validation for channel switch adds 5e8dff99645e perf bench futex-wake: Restore thread count default to onl [...] adds 5b425d389ed2 netfilter: cthelper: add missing attribute validation for [...] adds 64d43185eba6 netfilter: nft_payload: add missing attribute validation f [...] adds 5ae2daf9977a netfilter: nft_tunnel: add missing attribute validation fo [...] adds d51c65f835a9 iommu/vt-d: Fix the wrong printing in RHSA parsing adds 7967fef2c6aa iommu/vt-d: Ignore devices with out-of-spec domain number adds 9dda737464fc i2c: acpi: put device when verifying client fails adds b5b9c644cfc2 ipv6: restrict IPV6_ADDRFORM operation adds a22af440349c net/smc: check for valid ib_client_data adds 2f3121f6e2a5 net/smc: cancel event worker during device removal adds d47aae069e8f efi: Add a sanity check to efivar_store_raw() adds 8562759c8fca batman-adv: Avoid free/alloc race when handling OGM2 buffer adds 93556fb211fa Linux 4.19.111 No new revisions were added by this update. Summary of changes: Documentation/filesystems/porting | 7 +++ Makefile | 2 +- arch/arc/include/asm/linkage.h | 2 + arch/x86/kernel/cpu/mcheck/mce_intel.c | 9 ++-- arch/x86/kvm/emulate.c | 1 + drivers/block/virtio_blk.c | 8 ++-- drivers/firmware/efi/efivars.c | 32 +++++++++---- drivers/firmware/efi/runtime-wrappers.c | 53 ++++------------------ drivers/gpu/drm/amd/amdgpu/amdgpu_atombios.c | 3 +- drivers/gpu/drm/i915/gvt/vgpu.c | 12 +++-- drivers/i2c/busses/i2c-gpio.c | 2 +- drivers/i2c/i2c-core-acpi.c | 10 +++- drivers/iommu/dma-iommu.c | 16 +++---- drivers/iommu/dmar.c | 21 ++++++--- drivers/iommu/intel-iommu.c | 13 ++++-- drivers/macintosh/windfarm_ad7417_sensor.c | 7 +++ drivers/macintosh/windfarm_fcu_controls.c | 7 +++ drivers/macintosh/windfarm_lm75_sensor.c | 16 ++++++- drivers/macintosh/windfarm_lm87_sensor.c | 7 +++ drivers/macintosh/windfarm_max6690_sensor.c | 7 +++ drivers/macintosh/windfarm_smu_sat.c | 7 +++ drivers/net/bonding/bond_alb.c | 20 ++++---- drivers/net/can/dev.c | 1 + drivers/net/ethernet/broadcom/bcmsysport.c | 2 +- drivers/net/ethernet/broadcom/bnxt/bnxt.c | 4 +- drivers/net/ethernet/freescale/fec_main.c | 6 +-- drivers/net/ethernet/sfc/efx.c | 1 + .../net/ethernet/stmicro/stmmac/dwmac1000_core.c | 3 +- drivers/net/ipvlan/ipvlan_core.c | 19 ++++---- drivers/net/ipvlan/ipvlan_main.c | 5 +- drivers/net/macsec.c | 12 +++-- drivers/net/macvlan.c | 2 + drivers/net/phy/phy_device.c | 18 +++++--- drivers/net/slip/slhc.c | 14 ++++-- drivers/net/team/team.c | 2 + drivers/net/usb/r8152.c | 8 ++++ drivers/net/wireless/intel/iwlwifi/mvm/nvm.c | 3 +- drivers/net/wireless/mediatek/mt76/dma.c | 9 ++-- drivers/pinctrl/core.c | 1 - drivers/pinctrl/meson/pinctrl-meson-gxl.c | 4 +- fs/cifs/dir.c | 1 - fs/gfs2/inode.c | 2 +- fs/open.c | 3 -- include/linux/cgroup.h | 1 + include/linux/efi.h | 36 +++++++++++++++ include/linux/inet_diag.h | 18 +++++--- include/linux/phy.h | 2 + include/net/fib_rules.h | 1 + kernel/cgroup/cgroup.c | 37 +++++++++++---- kernel/workqueue.c | 14 +++--- mm/memcontrol.c | 14 +----- net/batman-adv/bat_iv_ogm.c | 4 ++ net/batman-adv/bat_v_ogm.c | 42 +++++++++++++---- net/batman-adv/types.h | 4 ++ net/core/devlink.c | 33 +++++++++----- net/core/netclassid_cgroup.c | 47 +++++++++++++++---- net/core/sock.c | 5 +- net/ieee802154/nl_policy.c | 6 +++ net/ipv4/gre_demux.c | 12 ++++- net/ipv4/inet_connection_sock.c | 20 ++++++++ net/ipv4/inet_diag.c | 44 ++++++++---------- net/ipv4/raw_diag.c | 5 +- net/ipv4/udp_diag.c | 5 +- net/ipv6/addrconf.c | 49 +++++++++++++++----- net/ipv6/ipv6_sockglue.c | 10 +++- net/netfilter/nf_conntrack_standalone.c | 2 +- net/netfilter/nf_synproxy_core.c | 2 +- net/netfilter/nfnetlink_cthelper.c | 2 + net/netfilter/nft_payload.c | 1 + net/netfilter/nft_tunnel.c | 2 + net/netfilter/x_tables.c | 6 +-- net/netfilter/xt_recent.c | 2 +- net/netlink/af_netlink.c | 2 +- net/nfc/hci/core.c | 19 ++++++-- net/nfc/netlink.c | 4 ++ net/packet/af_packet.c | 13 +++--- net/sched/sch_fq.c | 1 + net/sctp/diag.c | 8 +--- net/smc/smc_ib.c | 3 ++ net/tipc/netlink.c | 3 +- net/wireless/nl80211.c | 5 ++ tools/perf/bench/futex-wake.c | 4 +- tools/testing/ktest/ktest.pl | 2 +- tools/testing/selftests/net/fib_tests.sh | 34 ++++++++++++-- 84 files changed, 624 insertions(+), 282 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020