Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (18fe53f6dfbc -> 257edc6db943)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/linux. from 18fe53f6dfbc Linux 5.4.25 adds 8f310017aab2 virtio_balloon: Adjust label in virtballoon_probe adds effe2041c3bf ALSA: hda/realtek - More constifications adds 986af74c63a8 ALSA: hda/realtek - Add Headset Mic supported for HP cPC adds 8d22f4147325 ALSA: hda/realtek - Fixed one of HP ALC671 platform Headse [...] adds 0a062dd0d460 cgroup, netclassid: periodically release file_lock on clas [...] adds aece82f5de2a gre: fix uninit-value in __iptunnel_pull_header adds 8be8c4555431 inet_diag: return classid for all socket types adds 1f905985fe19 ipv6/addrconf: call ipv6_mc_up() for non-Ethernet interface adds e4d08bef04df ipvlan: add cond_resched_rcu() while processing muticast backlog adds c46034cfa1d4 ipvlan: do not add hardware address of master to its unica [...] adds 1f72737eecd7 ipvlan: do not use cond_resched_rcu() in ipvlan_process_mu [...] adds f992458686b8 ipvlan: don't deref eth hdr before checking it's set adds 7b5db04f24a2 macvlan: add cond_resched() during multicast processing adds 9dd6cb14dd01 net: dsa: fix phylink_start()/phylink_stop() calls adds 9739d3d1bbb1 net: dsa: mv88e6xxx: fix lockup on warm boot adds e9d416dba4cc net: fec: validate the new settings in fec_enet_set_coalesce() adds 8f4cd4bed97b net: hns3: fix a not link up issue when fibre port support [...] adds 608f54653eaf net/ipv6: use configured metric when add peer route adds 04f430a90bf0 netlink: Use netlink header as base to calculate bad attri [...] adds f815f9a89536 net: macsec: update SCI upon MAC address change. adds 5afc3791c83e net: nfc: fix bounds checking bugs on "pipe" adds a200e439c08b net/packet: tpacket_rcv: do not increment ring index on drop adds d0042bc982f1 net: phy: bcm63xx: fix OOPS due to missing driver name adds 62a24fad9610 net: stmmac: dwmac1000: Disable ACS if enhanced descs are [...] adds 6ea05d53b996 net: systemport: fix index check to avoid an array out of [...] adds d21ba36e4091 r8152: check disconnect status after long sleep adds 312a5fa6877e sfc: detach from cb_page in efx_copy_channel() adds ea5d05c59430 slip: make slhc_compress() more robust against malicious packets adds 6c7247106941 taprio: Fix sending packets without dequeueing them adds 51925ac4c547 bonding/alb: make sure arp header is pulled before accessing it adds 97207f491014 bnxt_en: reinitialize IRQs when MTU is modified adds 4461ae0c15f6 bnxt_en: fix error handling when flashing from file adds 01f4cb0005a7 cgroup: memcg: net: do not associate sock with unrelated cgroup adds 4a1444818200 net: memcg: late association of sock to memcg adds c0a7416a5403 net: memcg: fix lockdep splat in inet_csk_accept() adds 4136c4ee4159 devlink: validate length of param values adds dd4708377988 devlink: validate length of region addr/len adds e80e3f725244 fib: add missing attribute validation for tun_id adds 84eaa53dbea8 nl802154: add missing attribute validation adds e9438d517277 nl802154: add missing attribute validation for dev_type adds f77e588fb745 can: add missing attribute validation for termination adds 05b1a3781204 macsec: add missing attribute validation for port adds 7b8f902c5130 net: fq: add missing attribute validation for orphan mask adds e31cd96bce59 net: taprio: add missing attribute validation for txtime delay adds cae05c2998ae team: add missing attribute validation for port ifindex adds 6049f6122a51 team: add missing attribute validation for array index adds 4c16ef8ee16c tipc: add missing attribute validation for MTU property adds 4cba04a3272b nfc: add missing attribute validation for SE API adds c9f29e311fc2 nfc: add missing attribute validation for deactivate target adds 7030138e3c6d nfc: add missing attribute validation for vendor subcommand adds 4d365c7b4747 net: phy: avoid clearing PHY interrupts twice in irq handler adds 886345d9305a net: phy: fix MDIO bus PM PHY resuming adds 2eaf298d121f net/ipv6: need update peer route when modify metric adds 8759b193d8f8 net/ipv6: remove the old peer route if change it to a new one adds dd359b5a7bd4 selftests/net/fib_tests: update addr_metric_test for peer [...] adds 1375e2ca1f2d net: dsa: Don't instantiate phylink for CPU/DSA ports unle [...] adds 6b22fba4c15b net: phy: Avoid multiple suspends adds cb81ee946e15 cgroup: cgroup_procs_next should increase position index adds 72655d842636 cgroup: Iterate tasks that did not finish do_exit() adds 55c81e9b1b5c netfilter: nf_tables: fix infinite loop when expr is not a [...] adds c656fc438758 iwlwifi: mvm: Do not require PHY_SKU NVM section for 3168 devices adds ad29b9fd6672 virtio-blk: fix hw_queue stopped on arbitrary error adds 3ca828bd0fcb iommu/vt-d: quirk_ioat_snb_local_iommu: replace WARN_TAINT [...] adds 1c6e75702fd1 netfilter: nf_conntrack: ct_cpu_seq_next should increase p [...] adds 16c0ae0a0437 netfilter: synproxy: synproxy_cpu_seq_next should increase [...] adds bfacd2806769 netfilter: xt_recent: recent_seq_next should increase posi [...] adds 70612567f6ce netfilter: x_tables: xt_mttg_seq_next should increase posi [...] adds 22540ca3d00d workqueue: don't use wq_select_unbound_cpu() for bound works adds 40c4ad7f1b15 drm/amd/display: remove duplicated assignment to grph_obj_type adds 105d663d8430 drm/i915: be more solid in checking the alignment adds 0e57e9f70247 drm/i915: Defer semaphore priority bumping to a workqueue adds 1961b5bb6ac8 mmc: sdhci-pci-gli: Enable MSI interrupt for GL975x adds a67ada0dcd9a pinctrl: falcon: fix syntax error adds 3625e9dfd80a ktest: Add timeout for ssh sync testing adds 918ba24a9bbf cifs_atomic_open(): fix double-put on late allocation failure adds 9719442f9e24 gfs2_atomic_open(): fix O_EXCL|O_CREAT handling on cold dcache adds 84c6ce00e29b KVM: x86: clear stale x86_emulate_ctxt->intercept value adds 4873041d3723 KVM: nVMX: avoid NULL pointer dereference with incorrect E [...] adds f2947aa48017 ARC: define __ALIGN_STR and __ALIGN symbols for ARC adds 63050b3dc02f fuse: fix stack use after return adds fbbacd0dcbc3 s390/dasd: fix data corruption for thin provisioned devices adds 0c47d02ad451 ipmi_si: Avoid spurious errors for optional IRQs adds b7e54dd751fa blk-iocost: fix incorrect vtime comparison in iocg_is_idle() adds ea1299be02e1 fscrypt: don't evict dirty inodes after removing key adds f19bbb24a108 macintosh: windfarm: fix MODINFO regression adds 680613f44162 x86/ioremap: Map EFI runtime services data as encrypted for SEV adds 594b38226f84 efi: Fix a race and a buffer overflow while reading efivar [...] adds 849233b7421c efi: Add a sanity check to efivar_store_raw() adds 1357bf0ca50f i2c: designware-pci: Fix BUG_ON during device removal adds 02013734629b mt76: fix array overflow on receiving too many fragments f [...] adds 53644e59c1c5 perf/amd/uncore: Replace manual sampling check with CAP_NO [...] adds 923f2b3ab352 x86/mce: Fix logic and comments around MSR_PPIN_CTL adds 77abae8657c5 iommu/dma: Fix MSI reservation allocation adds 798c1441bde8 iommu/vt-d: dmar: replace WARN_TAINT with pr_warn + add_taint adds 28ffabf65e42 iommu/vt-d: Fix RCU list debugging warnings adds 8159e369d1e6 iommu/vt-d: Fix a bug in intel_iommu_iova_to_phys() for huge page adds 130bd50d009c batman-adv: Don't schedule OGM for disabled interface adds 93b8be43c9df clk: imx8mn: Fix incorrect clock defines adds 66ee6b9b91b1 pinctrl: meson-gxl: fix GPIOX sdio pins adds b758686cf05a pinctrl: imx: scu: Align imx sc msg structs to 4 adds a6ea1df94903 virtio_ring: Fix mem leak with vring_new_virtqueue() adds d2df67d7411e drm/i915/gvt: Fix dma-buf display blur issue on CFL adds f5ace0987a69 pinctrl: core: Remove extra kref_get which blocks hogs bei [...] adds a9fef78caac0 drm/i915/gvt: Fix unnecessary schedule timer when no vGPU exits adds b8c3cbca80e8 driver code: clarify and fix platform device DMA mask allocation adds 4f60640723cf iommu/vt-d: Fix RCU-list bugs in intel_iommu_init() adds c684f4f68c0a i2c: gpio: suppress error on probe defer adds b0fd0b85c377 nl80211: add missing attribute validation for critical pro [...] adds 5bd0ee5727d2 nl80211: add missing attribute validation for beacon repor [...] adds b57542934121 nl80211: add missing attribute validation for channel switch adds c61868ef2795 perf bench futex-wake: Restore thread count default to onl [...] adds 896d11cdcab9 netfilter: cthelper: add missing attribute validation for [...] adds e92dea63e278 netfilter: nft_payload: add missing attribute validation f [...] adds 15ec06c6a894 netfilter: nft_tunnel: add missing attribute validation fo [...] adds 56e84ae47481 netfilter: nf_tables: dump NFTA_CHAIN_FLAGS attribute adds 2d106e75da45 netfilter: nft_chain_nat: inet family is missing module ownership adds 9493a6361d81 iommu/vt-d: Fix the wrong printing in RHSA parsing adds 03d524d70ecf iommu/vt-d: Ignore devices with out-of-spec domain number adds 8753b0cad128 i2c: acpi: put device when verifying client fails adds 62fd4e348df2 iommu/amd: Fix IOMMU AVIC not properly update the is_run b [...] adds aa38bea47fd2 ipv6: restrict IPV6_ADDRFORM operation adds dbaba2a4db6e net/smc: check for valid ib_client_data adds 881f9469cc9f net/smc: cancel event worker during device removal adds 257edc6db943 Linux 5.4.26 No new revisions were added by this update. Summary of changes: Documentation/filesystems/porting.rst | 8 + Makefile | 2 +- arch/arc/include/asm/linkage.h | 2 + arch/x86/events/amd/uncore.c | 17 +-- arch/x86/kernel/cpu/mce/intel.c | 9 +- arch/x86/kvm/emulate.c | 1 + arch/x86/kvm/vmx/nested.c | 5 +- arch/x86/mm/ioremap.c | 18 +++ block/blk-iocost.c | 2 +- drivers/base/platform.c | 25 +--- drivers/block/virtio_blk.c | 8 +- drivers/char/ipmi/ipmi_si_platform.c | 4 +- drivers/firmware/efi/efivars.c | 32 ++-- drivers/gpu/drm/amd/amdgpu/amdgpu_atombios.c | 3 +- drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c | 3 +- drivers/gpu/drm/i915/gvt/display.c | 3 +- drivers/gpu/drm/i915/gvt/vgpu.c | 12 +- drivers/gpu/drm/i915/i915_request.c | 22 ++- drivers/gpu/drm/i915/i915_request.h | 2 + drivers/gpu/drm/i915/i915_utils.h | 5 + drivers/i2c/busses/i2c-designware-pcidrv.c | 1 + drivers/i2c/busses/i2c-gpio.c | 2 +- drivers/i2c/i2c-core-acpi.c | 10 +- drivers/iommu/amd_iommu.c | 4 +- drivers/iommu/dma-iommu.c | 16 +- drivers/iommu/dmar.c | 21 ++- drivers/iommu/intel-iommu.c | 18 ++- drivers/macintosh/windfarm_ad7417_sensor.c | 7 + drivers/macintosh/windfarm_fcu_controls.c | 7 + drivers/macintosh/windfarm_lm75_sensor.c | 16 +- drivers/macintosh/windfarm_lm87_sensor.c | 7 + drivers/macintosh/windfarm_max6690_sensor.c | 7 + drivers/macintosh/windfarm_smu_sat.c | 7 + drivers/mmc/host/sdhci-pci-gli.c | 17 +++ drivers/net/bonding/bond_alb.c | 20 +-- drivers/net/can/dev.c | 1 + drivers/net/dsa/mv88e6xxx/global2.c | 8 +- drivers/net/ethernet/broadcom/bcmsysport.c | 2 +- drivers/net/ethernet/broadcom/bnxt/bnxt.c | 4 +- drivers/net/ethernet/broadcom/bnxt/bnxt_ethtool.c | 24 ++- drivers/net/ethernet/freescale/fec_main.c | 6 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.c | 4 +- drivers/net/ethernet/sfc/efx.c | 1 + .../net/ethernet/stmicro/stmmac/dwmac1000_core.c | 3 +- drivers/net/ipvlan/ipvlan_core.c | 19 ++- drivers/net/ipvlan/ipvlan_main.c | 5 +- drivers/net/macsec.c | 12 +- drivers/net/macvlan.c | 2 + drivers/net/phy/bcm63xx.c | 1 + drivers/net/phy/phy.c | 3 +- drivers/net/phy/phy_device.c | 11 +- drivers/net/slip/slhc.c | 14 +- drivers/net/team/team.c | 2 + drivers/net/usb/r8152.c | 8 + drivers/net/wireless/intel/iwlwifi/mvm/nvm.c | 3 +- drivers/net/wireless/mediatek/mt76/dma.c | 9 +- drivers/pinctrl/core.c | 1 - drivers/pinctrl/freescale/pinctrl-scu.c | 4 +- drivers/pinctrl/meson/pinctrl-meson-gxl.c | 4 +- drivers/pinctrl/pinctrl-falcon.c | 2 +- drivers/s390/block/dasd.c | 27 +++- drivers/s390/block/dasd_eckd.c | 163 ++++++++++++++++++++- drivers/s390/block/dasd_int.h | 15 +- drivers/virtio/virtio_balloon.c | 2 +- drivers/virtio/virtio_ring.c | 4 +- fs/cifs/dir.c | 1 - fs/crypto/keysetup.c | 9 ++ fs/fuse/dev.c | 6 +- fs/fuse/fuse_i.h | 2 + fs/gfs2/inode.c | 2 +- fs/open.c | 3 - include/dt-bindings/clock/imx8mn-clock.h | 4 +- include/linux/cgroup.h | 1 + include/linux/dmar.h | 8 +- include/linux/inet_diag.h | 18 ++- include/linux/phy.h | 3 + include/linux/platform_device.h | 2 +- include/net/fib_rules.h | 1 + kernel/cgroup/cgroup.c | 37 +++-- kernel/workqueue.c | 14 +- mm/memcontrol.c | 14 +- net/batman-adv/bat_iv_ogm.c | 4 + net/core/devlink.c | 33 +++-- net/core/netclassid_cgroup.c | 47 ++++-- net/core/sock.c | 5 +- net/dsa/dsa_priv.h | 2 + net/dsa/port.c | 44 ++++-- net/dsa/slave.c | 8 +- net/ieee802154/nl_policy.c | 6 + net/ipv4/gre_demux.c | 12 +- net/ipv4/inet_connection_sock.c | 20 +++ net/ipv4/inet_diag.c | 44 +++--- net/ipv4/raw_diag.c | 5 +- net/ipv4/udp_diag.c | 5 +- net/ipv6/addrconf.c | 51 +++++-- net/ipv6/ipv6_sockglue.c | 10 +- net/netfilter/nf_conntrack_standalone.c | 2 +- net/netfilter/nf_synproxy_core.c | 2 +- net/netfilter/nf_tables_api.c | 15 +- net/netfilter/nfnetlink_cthelper.c | 2 + net/netfilter/nft_chain_nat.c | 1 + net/netfilter/nft_payload.c | 1 + net/netfilter/nft_tunnel.c | 2 + net/netfilter/x_tables.c | 6 +- net/netfilter/xt_recent.c | 2 +- net/netlink/af_netlink.c | 2 +- net/nfc/hci/core.c | 19 ++- net/nfc/netlink.c | 4 + net/packet/af_packet.c | 13 +- net/sched/sch_fq.c | 1 + net/sched/sch_taprio.c | 13 +- net/sctp/diag.c | 8 +- net/smc/smc_ib.c | 3 + net/tipc/netlink.c | 1 + net/wireless/nl80211.c | 5 + sound/pci/hda/patch_realtek.c | 163 +++++++++++++-------- tools/perf/bench/futex-wake.c | 4 +- tools/testing/ktest/ktest.pl | 2 +- tools/testing/selftests/net/fib_tests.sh | 34 ++++- 119 files changed, 1037 insertions(+), 396 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (398b497cd0e -> 974d649f8ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...] adds 876bb86e26c [AST] Move dependence computations into a separate file adds 1b5970edda4 [gn build] Port 876bb86e26c adds d3d844212fc Fix the buildbot error. adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...] adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test. adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...] adds 5156e38eb1d Fix memtag test. adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...] adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...] adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission. adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...] adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC). adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints adds 4add2492055 [AVR] Add support for the -mdouble=x flag adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...] adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...] adds ad357c15230 [gn build] Port ac1d23ed7de adds f95541839cb [lldb] Tighten checks in TestStats.py adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive. adds 2aba9b6cf8a AMDGPU/GlobalISel: Legalize a16 images adds 83ffbf26181 AMDGPU/GlobalISel: Legalize non-a16 non-NSA images adds d9a012ed8a5 AMDGPU/GlobalISel: Adjust image load register type based on dmask adds d0fe13ecf9a AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize adds acf6e4190f4 Purge unused diagnostics. NFC. adds 73b1da16051 [MIPS] Implement MIPS3D vector instructions adds 873ab73db47 [ValueLattice] Clarify that constant state can reached from undef. adds e119980f3f8 [mlir] LLVM dialect: move ensureDistinctSuccessors out of s [...] adds 48a9cf90439 [AMDGPU] Enable SEXT divergence driven selection. adds e8ac825f5b9 [AssumeBundles] Detection of Empty bundles adds a060a1782e2 [Alignment] Add alignTo with skew parameter adds 039c917b43b AMDGPU/GlobalISel: Fix asserting on gather4 intrinsics adds 60963fa6301 [HIP] Let clang recognize .hip extension adds f8dbe50e99b [docs] Remove outdated note about migration to Git adds 9cd8db1c80c [NFC][PowerPC] Add 2 test cases to early-ret.mir to test BL [...] adds 34b8a0d5998 [Verifier] Silence static analyzer null dereference warning [...] adds c9656a3b311 [DAGCombiner] matchRotateSub - handle shift amount truncation adds 704cd4d5d07 [clangd] Only minimally escape text when rendering to markdown. adds 08ab8c9af4d [NFC] Add UsedDeclVisitor adds 1f93b162fc6 Support repeated machine outlining adds 6e29846b29d [AMDGPU] Fix whole wavefront mode adds 76cf14035be [MLIR] Added llvm.fence adds b9f1b8be1cb Revert "Support repeated machine outlining" adds 5d90f886bc0 [clang][AArch64] readd support for 'p' inline asm constraint adds 585a3cc31bb Fix -Wdeprecated-copy-dtor and -Wdeprecated-dynamic-excepti [...] adds 9e2715aaaca [lldb] Remove template parameters from FunctionTemplateDecl names adds 98369178bc6 [SelectionDAGBuilder] Don't set MachinePointerInfo for gath [...] adds b6bcf728507 [OPENMP50]Mark expression in detach clause as firstprivate. adds 1bf0c993758 [ValueTracking][SVE] Fix isGEPKnownNonNull for scalable vector. adds 5267f5e6b4c [mlir] Add a hook to PatternRewriter to allow for patterns [...] adds 586565c514e [InstCombine] add tests for bool math; NFC adds be9e3d94165 [InstCombine] reduce demand-limited bool math to logic, part 2 adds 661c950630f [NFC][Attr TableGen] Emit Spelling Enum for Attr types if there >1 adds 768ead0a6ca [libc] Add a new rule `add_object`. adds 3d9e6c42f8c [libc++] Use env to set the tool's environment on Darwin adds 080dd10f7df Move RDF from Hexagon to Codegen adds 5555c04ba9f [gn build] Port 080dd10f7df adds 526c51e6fdc [DwarfDebug] Fix an assertion error when emitting call site [...] adds 51b78a3e06d [libc++] Bugfix to std::binomial_distribution<int> adds 2bd1ca28c1f [ELF][test] Delete unneeded --no-threads adds 17566573b29 [libc] Resolve race condition in sub-process test runner. adds a72ae99cf9d [SCCP] Split up callsite handling, only propagate result on [...] adds c48442c9f38 PR45207: Fix crash if constrained-type-specifier annotation [...] adds 36b8d02c8df [pstl] A hot fix for exclusive_scan (+ lost enable_if in de [...] adds 83989e69415 Don't call anyone lazy in the documentation. adds 1458bb92dff [lit] NFC: Fix typo in log statement adds c45eaeabb77 [Clang] Undef attribute for global variables adds 68224c19522 [TargetLowering] Only demand a rotation's modulo amount bits adds d177c36e5c4 Add some libc++ revisions to .git-blame-ignore-revs adds 7aa28995e87 [lldb/PlatformDarwin] Be more robust in computing the SDK p [...] adds 6a38e0e4f51 [MC] Recalculate fragment offsets after relaxation adds a4ef2a71d38 [libc++] Move some misplaced compile-time flags adds 9a65d683e02 [mlir] Add target for Shape dialect adds a2920c4ea99 [codegen] Fix one more case where `getGlobalDecl` should be [...] adds 31b7f0ed6a9 [clangd] Extend findTarget()'s dependent name heuristic to [...] adds 1d19b153955 Fix arm build broken by D74361 by dropping align from filec [...] adds 363dd3f394b [mlir][NFC] Rename QuantOps to Quant adds 4d60f47b082 [mlir][NFC] Renamed VectorOps to Vector adds 3829d85cc61 [lldb/PlatformDarwin] Return POSIX path from FindXcodeConte [...] adds cc691f3384c Disable loader-uninitialized tests on Windows adds 68f163df0ec [AMDGPU] Print DWARF register numbers in AMDGPUInstPrinter adds a11b3304188 [lldb/Bindings] Check that process isn't None before callin [...] adds c9b454a1b7e AMDGPU/GlobalISel: Fix verifier errors on image atomics adds f2f8bdc2b16 Fix `-Wunused-variable` warning. NFC. adds a9e05d5711a [libc] Add AOR testing dependencies for buildbot workers. adds 4e0fe038f43 Revert "Avoid emitting unreachable SP adjustments after `throw`" adds ab2dcff309f Support repeated machine outlining adds 7b166d51823 Revert "Support repeated machine outlining" adds 7ca473a27bd [MLIR] Add support for out of tree external projects using MLIR adds 2fae7878d55 [mlir][Vector] Mostly-NFC - Restructure options for lowerin [...] adds 3145427dd73 [mlir][NFC] Replace all usages of PatternMatchResult with L [...] adds bd0ca2627cf [mlir] Update DRR patterns to notify the rewriter why a pat [...] adds d577193c0f7 [DAGCombine] Respect the uses when combine FMA for a*b+/-c*d adds e7a811b3193 PR45133: Don't crash if the active member of a union change [...] adds 34d0d6ba74f [mlir][DialectConversion] Print the operation being legaliz [...] adds 9bca8fc4cf5 Revert "AMDGPU/GlobalISel: Fully handle 0 dmask case during [...] adds 4d35055635a [libc] Add sigaction adds 974d649f8ea CET for Exception Handle No new revisions were added by this update. Summary of changes: .git-blame-ignore-revs | 6 + clang-tools-extra/clangd/FindTarget.cpp | 6 + clang-tools-extra/clangd/FormattedString.cpp | 151 +- clang-tools-extra/clangd/FormattedString.h | 2 + .../clangd/unittests/FormattedStringTests.cpp | 99 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 2 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 8 + clang/docs/HowToSetupToolingForLLVM.rst | 2 +- clang/include/clang/AST/ComputeDependence.h | 182 ++ clang/include/clang/AST/DependenceFlags.h | 7 + clang/include/clang/AST/Expr.h | 347 +-- clang/include/clang/AST/ExprCXX.h | 222 +- clang/include/clang/AST/ExprObjC.h | 168 +- clang/include/clang/AST/ExprOpenMP.h | 19 +- clang/include/clang/AST/OpenMPClause.h | 62 + clang/include/clang/AST/RecursiveASTVisitor.h | 6 + clang/include/clang/AST/TemplateBase.h | 3 + clang/include/clang/Basic/Attr.td | 6 + clang/include/clang/Basic/AttrDocs.td | 23 + clang/include/clang/Basic/DiagnosticASTKinds.td | 3 + clang/include/clang/Basic/DiagnosticParseKinds.td | 16 - clang/include/clang/Basic/DiagnosticSemaKinds.td | 60 +- clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Basic/OpenMPKinds.def | 2 + clang/include/clang/Driver/Options.td | 2 + clang/include/clang/Sema/Sema.h | 4 + clang/lib/AST/ASTImporter.cpp | 5 +- clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/ComputeDependence.cpp | 701 +++++ clang/lib/AST/DeclBase.cpp | 5 +- clang/lib/AST/Expr.cpp | 335 +- clang/lib/AST/ExprCXX.cpp | 217 +- clang/lib/AST/ExprConcepts.cpp | 64 +- clang/lib/AST/ExprConstant.cpp | 35 +- clang/lib/AST/ExprObjC.cpp | 41 +- clang/lib/AST/OpenMPClause.cpp | 8 + clang/lib/AST/StmtProfile.cpp | 5 + clang/lib/Basic/OpenMPKinds.cpp | 4 + clang/lib/Basic/TargetInfo.cpp | 14 + clang/lib/Basic/Targets/AArch64.cpp | 14 +- clang/lib/Basic/Targets/AArch64.h | 15 + clang/lib/CodeGen/CGCall.cpp | 10 +- clang/lib/CodeGen/CGDebugInfo.cpp | 3 +- clang/lib/CodeGen/CGDecl.cpp | 2 +- clang/lib/CodeGen/CGStmt.cpp | 15 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 1 + clang/lib/CodeGen/CodeGenModule.cpp | 2 + clang/lib/Driver/ToolChains/Clang.cpp | 8 + clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Frontend/FrontendOptions.cpp | 1 + clang/lib/Parse/ParseDecl.cpp | 2 +- clang/lib/Parse/ParseOpenMP.cpp | 11 +- clang/lib/Sema/OpenCLBuiltins.td | 41 + clang/lib/Sema/SemaDecl.cpp | 35 + clang/lib/Sema/SemaDeclAttr.cpp | 4 + clang/lib/Sema/SemaDeclCXX.cpp | 5 + clang/lib/Sema/SemaExceptionSpec.cpp | 8 + clang/lib/Sema/SemaExpr.cpp | 103 +- clang/lib/Sema/SemaExprCXX.cpp | 11 +- clang/lib/Sema/SemaOpenMP.cpp | 121 +- clang/lib/Sema/SemaPseudoObject.cpp | 15 +- clang/lib/Sema/TreeTransform.h | 23 + clang/lib/Sema/UsedDeclVisitor.h | 90 + clang/lib/Serialization/ASTReader.cpp | 8 + clang/lib/Serialization/ASTWriter.cpp | 5 + .../Checkers/StdLibraryFunctionsChecker.cpp | 153 +- clang/test/AST/ast-dump-openmp-task.c | 22 +- clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 + .../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 ++ .../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 + clang/test/CodeGen/attr-loader-uninitialized.c | 25 + clang/test/CodeGen/inline-asm-p-constraint.c | 6 + clang/test/CodeGen/mdouble.c | 13 + ...{hip-pinned-shadow.cu => hip-pinned-shadow.hip} | 6 +- .../test/CodeGenCXX/attr-loader-uninitialized.cpp | 30 + clang/test/Driver/hip-autolink.hip | 4 +- clang/test/Driver/hip-default-gpu-arch.hip | 2 +- clang/test/Driver/hip-device-libs.hip | 6 +- clang/test/Driver/hip-host-cpu-features.hip | 6 +- clang/test/Driver/hip-no-device-libs.hip | 2 +- clang/test/Driver/hip-output-file-name.hip | 2 +- clang/test/Driver/hip-printf.hip | 2 +- clang/test/Driver/hip-save-temps.hip | 8 +- clang/test/Driver/hip-syntax-only.hip | 2 +- clang/test/Driver/hip-toolchain-features.hip | 12 +- clang/test/Driver/hip-toolchain-mllvm.hip | 2 +- clang/test/Driver/hip-toolchain-opt.hip | 16 +- clang/test/Driver/mdouble.c | 7 + clang/test/Driver/memtag.c | 4 +- ...pragma-attribute-supported-attributes-list.test | 1 + clang/test/OpenMP/task_ast_print.cpp | 23 +- clang/test/OpenMP/task_messages.cpp | 47 +- clang/test/Sema/attr-loader-uninitialized.c | 37 + clang/test/Sema/attr-loader-uninitialized.cpp | 60 + clang/test/Sema/sizeless-1.c | 16 + clang/test/SemaCXX/constant-expression-cxx2a.cpp | 35 + clang/test/SemaCXX/sizeless-1.cpp | 50 + clang/test/SemaTemplate/undeclared-template.cpp | 9 + .../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +- clang/tools/libclang/CIndex.cpp | 4 + clang/utils/TableGen/ClangAttrEmitter.cpp | 2 +- libc/cmake/modules/LLVMLibCRules.cmake | 72 +- libc/config/linux/api.td | 19 + libc/config/linux/signal.h.in | 4 + libc/lib/CMakeLists.txt | 1 + libc/spec/posix.td | 18 +- libc/spec/stdc.td | 1 - libc/src/signal/linux/CMakeLists.txt | 33 + libc/src/signal/linux/__restore.cpp | 20 + libc/src/signal/linux/sigaction.cpp | 56 + libc/src/signal/sigaction.h | 22 + libc/test/src/signal/CMakeLists.txt | 15 + libc/test/src/signal/sigaction_test.cpp | 66 + libc/utils/buildbot/Dockerfile | 3 + libc/utils/testutils/ExecuteFunctionUnix.cpp | 8 +- libcxx/include/codecvt | 72 +- libcxx/include/exception | 2 + libcxx/include/filesystem | 1 + libcxx/include/future | 1 + libcxx/include/ios | 3 +- libcxx/include/memory | 32 +- libcxx/include/random | 5 + libcxx/include/regex | 3 +- libcxx/include/stdexcept | 7 + libcxx/include/system_error | 1 + libcxx/include/typeinfo | 1 + .../rand.dist.bern.bin/eval.pass.cpp | 141 + libcxx/utils/libcxx/test/config.py | 6 +- lld/Common/TargetOptionsCommandFlags.cpp | 25 +- lld/test/ELF/arm-thumb-interwork-notfunc.s | 3 +- lld/test/ELF/linkerscript/eh-frame-merge.s | 2 +- lld/test/ELF/mips-micro-jal.s | 2 +- lldb/bindings/interface/SBAddress.i | 2 +- lldb/source/Commands/CommandObjectExpression.cpp | 45 +- lldb/source/Commands/CommandObjectExpression.h | 5 +- lldb/source/Host/CMakeLists.txt | 2 +- .../Host/netbsd/{Host.cpp => HostNetBSD.cpp} | 2 +- .../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 247 +- .../Plugins/Platform/MacOSX/PlatformDarwin.h | 26 +- .../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 92 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 28 +- lldb/source/Target/Platform.cpp | 6 + .../API/commands/statistics/basic/TestStats.py | 8 +- .../cpp/template-function/TestTemplateFunctions.py | 40 +- lldb/test/API/lang/cpp/template-function/main.cpp | 62 +- .../objc/modules-non-objc-target}/Makefile | 0 .../TestObjCModulesNonObjCTarget.py | 26 + .../API/lang/objc/modules-non-objc-target/main.c | 3 + lldb/unittests/Platform/PlatformDarwinTest.cpp | 63 + llvm/docs/GettingStarted.rst | 5 +- llvm/include/llvm/Analysis/ValueLattice.h | 3 +- llvm/include/llvm/CodeGen/CommandFlags.h | 149 + llvm/include/llvm/CodeGen/CommandFlags.inc | 496 --- .../Hexagon => include/llvm/CodeGen}/RDFGraph.h | 0 .../Hexagon => include/llvm/CodeGen}/RDFLiveness.h | 0 .../llvm/CodeGen}/RDFRegisters.h | 0 llvm/include/llvm/CodeGen/StackProtector.h | 2 +- llvm/include/llvm/IR/KnowledgeRetention.h | 10 + llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 + .../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 - llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +- llvm/include/llvm/Support/Alignment.h | 25 +- llvm/include/llvm/module.modulemap | 3 - llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 9 +- llvm/lib/CodeGen/CMakeLists.txt | 4 + llvm/lib/CodeGen/CommandFlags.cpp | 588 ++++ llvm/lib/{Target/Hexagon => CodeGen}/RDFGraph.cpp | 10 +- .../{Target/Hexagon => CodeGen}/RDFLiveness.cpp | 6 +- .../{Target/Hexagon => CodeGen}/RDFRegisters.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 31 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 52 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 9 + llvm/lib/CodeGen/StackProtector.cpp | 37 +- llvm/lib/IR/DebugInfoMetadata.cpp | 4 +- llvm/lib/IR/KnowledgeRetention.cpp | 10 + llvm/lib/IR/Verifier.cpp | 7 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCAssembler.cpp | 8 +- llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 + llvm/lib/ObjectYAML/ELFYAML.cpp | 34 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 432 ++- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 31 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 14 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp | 1 + llvm/lib/Target/AMDGPU/SIInstructions.td | 21 + llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 34 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 4 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 14 + llvm/lib/Target/AVR/AVRISelLowering.cpp | 24 +- llvm/lib/Target/Hexagon/CMakeLists.txt | 3 - llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.h | 6 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +- llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 24 + .../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 12 + llvm/lib/Target/Mips/Mips.td | 2 + llvm/lib/Target/Mips/MipsInstrFPU.td | 17 + llvm/lib/Target/Mips/MipsSchedule.td | 2 + llvm/lib/Target/Mips/MipsScheduleGeneric.td | 6 +- llvm/lib/Target/Mips/MipsScheduleP5600.td | 2 + llvm/lib/Target/Mips/MipsSubtarget.h | 3 + llvm/lib/Target/Mips/MipsTargetStreamer.h | 4 + llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 2 +- llvm/lib/Target/VE/CMakeLists.txt | 1 - llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 - llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 - llvm/lib/Target/VE/LLVMBuild.txt | 5 +- llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 + llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +- .../VEInstPrinter.cpp | 0 .../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0 llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +- llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 14 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 29 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 13 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 3 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 31 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 215 +- llvm/lib/Transforms/Utils/Local.cpp | 4 +- llvm/test/CodeGen/AArch64/funnel-shift-rot.ll | 2 +- .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1201 +++++++ .../legalize-llvm.amdgcn.image.dim.a16.ll | 3287 ++++++++++++++++++++ .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 1320 +++++++- .../legalize-llvm.amdgcn.image.load.2d.ll | 621 +++- .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 123 + .../legalize-llvm.amdgcn.image.load.3d.ll | 101 + .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 30 +- .../llvm.amdgcn.image.gather4.a16.dim.ll | 1032 ++++++ .../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 1064 +++++++ .../GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll | 782 +++++ .../regbankselect-amdgcn.image.load.1d.ll | 16 +- .../regbankselect-amdgcn.image.sample.1d.ll | 22 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 56 +- .../CodeGen/AMDGPU/sext-divergence-driven-isel.ll | 91 + llvm/test/CodeGen/AMDGPU/wqm.mir | 35 + llvm/test/CodeGen/PowerPC/early-ret.mir | 63 + llvm/test/CodeGen/PowerPC/fma-precision.ll | 27 +- llvm/test/CodeGen/PowerPC/recipest.ll | 9 +- llvm/test/CodeGen/PowerPC/rotl-2.ll | 2 - llvm/test/CodeGen/SystemZ/rot-01.ll | 4 +- llvm/test/CodeGen/SystemZ/rot-02.ll | 6 +- llvm/test/CodeGen/SystemZ/shift-04.ll | 12 +- llvm/test/CodeGen/SystemZ/shift-08.ll | 12 +- llvm/test/CodeGen/Thumb2/thumb2-ror.ll | 4 +- llvm/test/CodeGen/X86/combine-rotates.ll | 66 +- .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 + llvm/test/CodeGen/X86/noreturn-call-win64.ll | 58 - llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 +++ llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 62 +- llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 50 +- llvm/test/DebugInfo/AMDGPU/print-reg-name.s | 12 +- llvm/test/DebugInfo/AMDGPU/register-mapping.s | 37 - .../DebugInfo/MIR/X86/callsite-stack-value.mir | 68 + llvm/test/MC/Mips/mips3d/valid.s | 7 + .../MC/Mips/mips64r6/invalid-mips5-wrong-error.s | 1 - llvm/test/MC/Mips/mips64r6/invalid-mips5.s | 2 + llvm/test/MC/X86/relax-offset.s | 13 + llvm/test/Transforms/InstCombine/add.ll | 126 + llvm/test/Transforms/InstCombine/assume.ll | 21 + llvm/test/Transforms/InstSimplify/vscale.ll | 10 + llvm/test/Transforms/SCCP/ip-ranges-select.ll | 37 + .../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 368 +-- .../llvm-readobj/ELF/reloc-types-elf-arm.test | 395 +-- .../llvm-readobj/ELF/reloc-types-elf-lanai.test | 20 +- .../llvm-readobj/ELF/reloc-types-elf-mips.test | 155 +- .../llvm-readobj/ELF/reloc-types-elf-mips64.test | 359 +-- llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes llvm/test/tools/obj2yaml/missing_symtab.test | 5 - llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +- .../test/tools/yaml2obj/ELF/relocation-addend.yaml | 125 +- llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +- llvm/tools/gold/gold-plugin.cpp | 16 +- llvm/tools/llc/CMakeLists.txt | 1 + llvm/tools/llc/llc.cpp | 43 +- llvm/tools/lli/CMakeLists.txt | 1 + llvm/tools/lli/lli.cpp | 41 +- llvm/tools/llvm-dwp/llvm-dwp.cpp | 6 +- llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +- llvm/tools/llvm-lto/CMakeLists.txt | 5 +- llvm/tools/llvm-lto/llvm-lto.cpp | 30 +- llvm/tools/llvm-lto2/CMakeLists.txt | 1 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +- llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 + .../llvm-mc-assemble-fuzzer.cpp | 12 +- llvm/tools/llvm-mc/CMakeLists.txt | 1 + llvm/tools/llvm-mc/llvm-mc.cpp | 6 +- llvm/tools/llvm-mca/llvm-mca.cpp | 8 +- llvm/tools/llvm-ml/llvm-ml.cpp | 6 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +- llvm/tools/lto/CMakeLists.txt | 4 +- llvm/tools/lto/lto.cpp | 35 +- llvm/tools/opt/opt.cpp | 23 +- llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +- llvm/unittests/Support/AlignmentTest.cpp | 7 + llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 4 + llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/Hexagon/BUILD.gn | 3 - llvm/utils/lit/lit/main.py | 2 +- llvm/utils/lit/tests/selecting.py | 2 +- mlir/cmake/modules/CMakeLists.txt | 41 +- mlir/cmake/modules/MLIRConfig.cmake.in | 35 + mlir/docs/DialectConversion.md | 2 +- mlir/docs/Dialects/Vector.md | 6 +- mlir/docs/QuickstartRewrites.md | 8 +- mlir/docs/Tutorials/Toy/Ch-3.md | 6 +- mlir/docs/Tutorials/Toy/Ch-5.md | 4 +- mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 6 +- mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 22 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 6 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 9 - .../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 2 +- mlir/include/mlir/Dialect/CMakeLists.txt | 4 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 12 + .../Dialect/LLVMIR/Transforms/LegalizeForExport.h | 34 + .../Linalg/Transforms/LinalgTransformPatterns.td | 10 +- .../Dialect/{QuantOps => Quant}/CMakeLists.txt | 0 .../Dialect/{QuantOps => Quant}/FakeQuantSupport.h | 8 +- .../mlir/Dialect/{QuantOps => Quant}/Passes.h | 6 +- .../mlir/Dialect/{QuantOps => Quant}/QuantOps.h | 10 +- .../mlir/Dialect/{QuantOps => Quant}/QuantOps.td | 8 +- .../Dialect/{QuantOps => Quant}/QuantOpsBase.td | 6 +- .../mlir/Dialect/{QuantOps => Quant}/QuantTypes.h | 6 +- .../Dialect/{QuantOps => Quant}/QuantizeUtils.h | 6 +- .../Dialect/{QuantOps => Quant}/UniformSupport.h | 8 +- mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/Shape/IR/Shape.h | 3 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 70 +- .../Dialect/{VectorOps => Vector}/CMakeLists.txt | 0 .../Dialect/{VectorOps => Vector}/EDSC/Builders.h | 2 +- .../{VectorOps => Vector}/EDSC/Intrinsics.h | 10 +- .../mlir/Dialect/{VectorOps => Vector}/VectorOps.h | 22 +- .../Dialect/{VectorOps => Vector}/VectorOps.td | 6 +- .../VectorTransformPatterns.td | 0 .../{VectorOps => Vector}/VectorTransforms.h | 6 +- .../Dialect/{VectorOps => Vector}/VectorUtils.h | 6 +- mlir/include/mlir/IR/PatternMatch.h | 64 +- mlir/include/mlir/InitAllDialects.h | 8 +- mlir/include/mlir/InitAllPasses.h | 6 +- .../include/mlir/Quantizer/Support/Configuration.h | 2 +- mlir/include/mlir/Quantizer/Support/Metadata.h | 2 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 + mlir/include/mlir/Transforms/DialectConversion.h | 24 +- .../AffineToStandard/AffineToStandard.cpp | 88 +- .../GPUCommon/IndexIntrinsicsOpLowering.h | 6 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 6 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 12 +- .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 60 +- .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 8 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 219 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 65 +- .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 14 +- .../LoopToStandard/ConvertLoopToStandard.cpp | 32 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 16 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 239 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 70 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 24 +- mlir/lib/Conversion/VectorToLLVM/CMakeLists.txt | 2 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 126 +- .../VectorToLoops/ConvertVectorToLoops.cpp | 14 +- mlir/lib/Dialect/AffineOps/AffineOps.cpp | 16 +- mlir/lib/Dialect/CMakeLists.txt | 6 +- mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +- .../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 30 +- .../FxpMathOps/Transforms/UniformKernelUtils.h | 6 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +- mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 2 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 41 + mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt | 10 + .../LLVMIR/Transforms/LegalizeForExport.cpp | 73 + mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 2 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 10 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 22 +- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 2 +- .../lib/Dialect/{QuantOps => Quant}/CMakeLists.txt | 0 .../Dialect/{QuantOps => Quant}/IR/QuantOps.cpp | 8 +- .../Dialect/{QuantOps => Quant}/IR/QuantTypes.cpp | 2 +- .../Dialect/{QuantOps => Quant}/IR/TypeDetail.h | 0 .../Dialect/{QuantOps => Quant}/IR/TypeParser.cpp | 4 +- .../Transforms/ConvertConst.cpp | 28 +- .../Transforms/ConvertSimQuant.cpp | 16 +- .../{QuantOps => Quant}/Utils/FakeQuantSupport.cpp | 4 +- .../{QuantOps => Quant}/Utils/QuantizeUtils.cpp | 4 +- .../{QuantOps => Quant}/Utils/UniformSupport.cpp | 2 +- mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 39 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 10 +- .../DecorateSPIRVCompositeTypeLayoutPass.cpp | 12 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 12 +- mlir/lib/Dialect/Shape/CMakeLists.txt | 11 +- mlir/lib/Dialect/Shape/DialectRegistration.cpp | 13 - mlir/lib/Dialect/Shape/IR/Shape.cpp | 116 + mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 102 +- .../Dialect/{VectorOps => Vector}/CMakeLists.txt | 6 +- .../{VectorOps => Vector}/EDSC/Builders.cpp | 6 +- .../Dialect/{VectorOps => Vector}/VectorOps.cpp | 34 +- .../{VectorOps => Vector}/VectorTransforms.cpp | 180 +- .../Dialect/{VectorOps => Vector}/VectorUtils.cpp | 6 +- mlir/lib/IR/PatternMatch.cpp | 2 +- .../lib/Quantizer/Configurations/FxpMathConfig.cpp | 4 +- mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +- .../Transforms/AddDefaultStatsTestPass.cpp | 4 +- .../Transforms/InferQuantizedTypesPass.cpp | 4 +- .../Transforms/RemoveInstrumentationPass.cpp | 8 +- mlir/lib/Target/CMakeLists.txt | 1 + mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 40 +- mlir/lib/Transforms/CMakeLists.txt | 2 +- mlir/lib/Transforms/DialectConversion.cpp | 27 +- mlir/lib/Transforms/Vectorize.cpp | 4 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 17 +- .../StandardToLLVM/convert-to-llvmir.mlir | 13 - mlir/test/Dialect/LLVMIR/invalid.mlir | 7 + mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 31 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 11 + .../Dialect/{QuantOps => Quant}/canonicalize.mlir | 0 .../Dialect/{QuantOps => Quant}/convert-const.mlir | 0 .../convert-fakequant-invalid.mlir | 0 .../{QuantOps => Quant}/convert-fakequant.mlir | 0 .../{QuantOps => Quant}/parse-any-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-any.mlir | 0 .../{QuantOps => Quant}/parse-ops-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-ops.mlir | 0 .../{QuantOps => Quant}/parse-uniform-invalid.mlir | 0 .../Dialect/{QuantOps => Quant}/parse-uniform.mlir | 0 .../Dialect/{QuantOps => Quant}/quant_region.mlir | 0 mlir/test/Dialect/Shape/ops.mlir | 58 + .../{VectorOps => Vector}/canonicalize.mlir | 0 .../Dialect/{VectorOps => Vector}/invalid.mlir | 0 mlir/test/Dialect/{VectorOps => Vector}/ops.mlir | 0 .../vector-contract-transforms.mlir | 2 +- .../vector-slices-transforms.mlir | 0 .../{VectorOps => Vector}/vector-transforms.mlir | 0 mlir/test/EDSC/CMakeLists.txt | 4 +- mlir/test/EDSC/builder-api-test.cpp | 4 +- mlir/test/Target/import.ll | 11 + mlir/test/Target/llvmir.mlir | 11 + .../TestVectorTransformPatterns.td | 4 +- mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 40 +- mlir/test/lib/TestDialect/TestDialect.cpp | 6 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 60 +- mlir/test/lib/Transforms/CMakeLists.txt | 2 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 18 +- .../test/lib/Transforms/TestVectorizationUtils.cpp | 2 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 81 +- mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 2 +- .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 4 +- .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 45 +- .../{QuantOps => Quant}/QuantizationUtilsTest.cpp | 6 +- pstl/include/pstl/internal/glue_numeric_defs.h | 2 +- pstl/include/pstl/internal/glue_numeric_impl.h | 18 +- pstl/test/std/numerics/numeric.ops/scan.fail.cpp | 38 + 464 files changed, 19019 insertions(+), 5137 deletions(-) create mode 100644 clang/include/clang/AST/ComputeDependence.h create mode 100644 clang/lib/AST/ComputeDependence.cpp create mode 100644 clang/lib/Sema/UsedDeclVisitor.h create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c create mode 100644 clang/test/CodeGen/attr-loader-uninitialized.c create mode 100644 clang/test/CodeGen/inline-asm-p-constraint.c create mode 100644 clang/test/CodeGen/mdouble.c rename clang/test/CodeGenCUDA/{hip-pinned-shadow.cu => hip-pinned-shadow.hip} (81%) create mode 100644 clang/test/CodeGenCXX/attr-loader-uninitialized.cpp create mode 100644 clang/test/Driver/mdouble.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.c create mode 100644 clang/test/Sema/attr-loader-uninitialized.cpp create mode 100644 clang/test/SemaTemplate/undeclared-template.cpp create mode 100644 libc/src/signal/linux/__restore.cpp create mode 100644 libc/src/signal/linux/sigaction.cpp create mode 100644 libc/src/signal/sigaction.h create mode 100644 libc/test/src/signal/sigaction_test.cpp rename lldb/source/Host/netbsd/{Host.cpp => HostNetBSD.cpp} (99%) copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...] create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFGraph.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFLiveness.h (100%) rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFRegisters.h (100%) create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp rename llvm/lib/{Target/Hexagon => CodeGen}/RDFGraph.cpp (99%) rename llvm/lib/{Target/Hexagon => CodeGen}/RDFLiveness.cpp (99%) rename llvm/lib/{Target/Hexagon => CodeGen}/RDFRegisters.cpp (99%) create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%) rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%) create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.a [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.dim.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll create mode 100755 llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll delete mode 100644 llvm/test/DebugInfo/AMDGPU/register-mapping.s create mode 100644 llvm/test/DebugInfo/MIR/X86/callsite-stack-value.mir create mode 100644 llvm/test/MC/Mips/mips3d/valid.s create mode 100644 llvm/test/MC/X86/relax-offset.s create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test create mode 100644 mlir/cmake/modules/MLIRConfig.cmake.in create mode 100644 mlir/include/mlir/Dialect/LLVMIR/Transforms/LegalizeForExport.h rename mlir/include/mlir/Dialect/{QuantOps => Quant}/CMakeLists.txt (100%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/FakeQuantSupport.h (94%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/Passes.h (92%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/QuantOps.h (76%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/QuantOps.td (98%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/QuantOpsBase.td (95%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/QuantTypes.h (99%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/QuantizeUtils.h (94%) rename mlir/include/mlir/Dialect/{QuantOps => Quant}/UniformSupport.h (97%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/CMakeLists.txt (100%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/EDSC/Builders.h (97%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/EDSC/Intrinsics.h (69%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorOps.h (79%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorOps.td (99%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransformPatterns.td (100%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransforms.h (95%) rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorUtils.h (97%) create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/LegalizeForExport.cpp rename mlir/lib/Dialect/{QuantOps => Quant}/CMakeLists.txt (100%) rename mlir/lib/Dialect/{QuantOps => Quant}/IR/QuantOps.cpp (94%) rename mlir/lib/Dialect/{QuantOps => Quant}/IR/QuantTypes.cpp (99%) rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeDetail.h (100%) rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeParser.cpp (99%) rename mlir/lib/Dialect/{QuantOps => Quant}/Transforms/ConvertConst.cpp (86%) rename mlir/lib/Dialect/{QuantOps => Quant}/Transforms/ConvertSimQuant.cpp (92%) rename mlir/lib/Dialect/{QuantOps => Quant}/Utils/FakeQuantSupport.cpp (98%) rename mlir/lib/Dialect/{QuantOps => Quant}/Utils/QuantizeUtils.cpp (98%) rename mlir/lib/Dialect/{QuantOps => Quant}/Utils/UniformSupport.cpp (98%) delete mode 100644 mlir/lib/Dialect/Shape/DialectRegistration.cpp create mode 100644 mlir/lib/Dialect/Shape/IR/Shape.cpp rename mlir/lib/Dialect/{VectorOps => Vector}/CMakeLists.txt (70%) rename mlir/lib/Dialect/{VectorOps => Vector}/EDSC/Builders.cpp (91%) rename mlir/lib/Dialect/{VectorOps => Vector}/VectorOps.cpp (98%) rename mlir/lib/Dialect/{VectorOps => Vector}/VectorTransforms.cpp (92%) rename mlir/lib/Dialect/{VectorOps => Vector}/VectorUtils.cpp (98%) create mode 100644 mlir/test/Dialect/LLVMIR/legalize-for-export.mlir rename mlir/test/Dialect/{QuantOps => Quant}/canonicalize.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-const.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-any.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform-invalid.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform.mlir (100%) rename mlir/test/Dialect/{QuantOps => Quant}/quant_region.mlir (100%) create mode 100644 mlir/test/Dialect/Shape/ops.mlir rename mlir/test/Dialect/{VectorOps => Vector}/canonicalize.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/invalid.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/ops.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/vector-contract-transforms.mlir (99%) rename mlir/test/Dialect/{VectorOps => Vector}/vector-slices-transforms.mlir (100%) rename mlir/test/Dialect/{VectorOps => Vector}/vector-transforms.mlir (100%) rename mlir/unittests/Dialect/{QuantOps => Quant}/QuantizationUtilsTest.cpp (97%) create mode 100644 pstl/test/std/numerics/numeric.ops/scan.fail.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (33dfb5f91 -> 157ea55a4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 33dfb5f91 0: update: llvm-linux: 18069 new 157ea55a4 0: update: llvm-linux: 18069 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (33dfb5f91) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 70 +- 02-build_llvm/console.log | 12660 +++++++++++++++++------------------ 03-build_linux/console.log | 896 ++- 05-check_regression/console.log | 12 +- 06-update_baseline/console.log | 39 - console.log | 13677 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- regressions.txt | 2 +- 8 files changed, 13645 insertions(+), 13723 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (fb33c6510d55 -> ac309e7744be)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/linux. from fb33c6510d55 Linux 5.6-rc6 adds 45939ce292b4 ARM: 8957/1: VDSO: Match ARMv8 timer in cntvct_functional() adds f87b1c49bc67 ARM: 8958/1: rename missed uaccess .fixup section adds 89604523a76e ARM: 8961/2: Fix Kbuild issue caused by per-task stack pro [...] adds 3d135f522476 Merge tag 'for-linus' of git://git.armlinux.org.uk/~rmk/linux-arm adds 42f502dfe132 HID: hid-picolcd_fb: Use scnprintf() for avoiding potentia [...] adds 62a1a5803959 HID: hid-sensor-custom: Use scnprintf() for avoiding poten [...] adds 58322a1590fc HID: google: add moonball USB id adds 819d578d51d0 HID: add ALWAYS_POLL quirk to lenovo pixart mouse adds ac309e7744be Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] No new revisions were added by this update. Summary of changes: arch/arm/Makefile | 4 +++- arch/arm/boot/compressed/Makefile | 4 ++-- arch/arm/kernel/vdso.c | 2 ++ arch/arm/lib/copy_from_user.S | 2 +- drivers/hid/hid-google-hammer.c | 2 ++ drivers/hid/hid-ids.h | 2 ++ drivers/hid/hid-picolcd_fb.c | 4 ++-- drivers/hid/hid-quirks.c | 1 + drivers/hid/hid-sensor-custom.c | 6 +++--- 9 files changed, 18 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (57e7ad5a8fd -> 52b3aa8be18)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/gcc. from 57e7ad5a8fd c++: Add test for PR 93901. adds ecf2b69a629 Filter a test-case with gas. adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...] adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187] adds fd857de8070 c: ignore initializers for elements of variable-size types [...] adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...] adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics. adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...] adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand. adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015] adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...] adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand. adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand. adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands. adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands. adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands. adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands. adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands. adds e4596b66710 coroutines, testsuite: Fix single test execution. adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...] adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995] adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172] adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector adds 3b2cc34369a Daily bump. adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...] adds 80616e5b7a5 c++: Fix comment typo. adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 2151 ++++++ gcc/DATESTAMP | 2 +- gcc/builtins.c | 22 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-common.c | 2 +- gcc/c/ChangeLog | 17 + gcc/c/c-decl.c | 50 +- gcc/c/c-tree.h | 12 +- gcc/c/c-typeck.c | 5 +- gcc/cfgexpand.c | 2 +- gcc/config/aarch64/aarch64-sve.md | 2 +- gcc/config/aarch64/aarch64.c | 2 +- .../aarch64/falkor-tag-collision-avoidance.c | 2 +- gcc/config/aarch64/iterators.md | 3 +- gcc/config/arm/arm-builtins.c | 276 +- gcc/config/arm/arm.h | 3 + gcc/config/arm/arm_mve.h | 8012 ++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 311 + gcc/config/arm/constraints.md | 33 +- gcc/config/arm/iterators.md | 3 +- gcc/config/arm/mve.md | 3159 +++++++- gcc/config/arm/neon.md | 8 +- gcc/config/arm/predicates.md | 20 + gcc/config/arm/t-arm | 4 +- gcc/config/arm/t-rmprofile | 13 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/gcn/gcn-run.c | 2 +- gcc/config/i386/i386-features.c | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/x86-tune.def | 2 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32-md-auxiliary.c | 12 +- gcc/config/nvptx/nvptx.c | 2 +- gcc/config/rs6000/rs6000-c.c | 2 +- gcc/config/rs6000/rs6000-logue.c | 2 +- gcc/config/rs6000/rs6000-p8swap.c | 2 +- gcc/config/rs6000/rs6000-string.c | 2 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/cp/ChangeLog | 27 + gcc/cp/constraint.cc | 2 +- gcc/cp/method.c | 4 +- gcc/cp/name-lookup.c | 2 +- gcc/cp/parser.c | 62 +- gcc/cp/pt.c | 6 +- gcc/doc/tm.texi | 4 +- gcc/dwarf2out.c | 72 +- gcc/fortran/ChangeLog | 10 + gcc/fortran/arith.c | 2 +- gcc/fortran/array.c | 2 +- gcc/fortran/frontend-passes.c | 2 +- gcc/fortran/module.c | 4 +- gcc/fortran/resolve.c | 2 +- gcc/fortran/trans-expr.c | 2 +- gcc/gimple-ssa-sprintf.c | 6 +- gcc/gimple-ssa-store-merging.c | 2 +- gcc/gimple-ssa-warn-restrict.c | 4 +- gcc/hsa-common.c | 2 +- gcc/input.c | 4 +- gcc/ipa-param-manipulation.h | 2 +- gcc/ipa-prop.h | 2 +- gcc/ira-costs.c | 2 +- gcc/langhooks.h | 2 +- gcc/lra-spills.c | 2 +- gcc/omp-grid.c | 2 +- gcc/read-rtl-function.c | 6 +- gcc/rtl.c | 2 +- gcc/selftest.c | 2 +- gcc/shrink-wrap.c | 2 +- gcc/spellcheck.c | 2 +- gcc/target.def | 6 +- gcc/testsuite/ChangeLog | 816 ++ .../g++.dg/coroutines/torture/coro-torture.exp | 14 +- gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 + gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +- gcc/testsuite/g++.dg/ext/pr94197.C | 74 + gcc/testsuite/g++.target/i386/pr94185.C | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 + gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 + gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 + gcc/testsuite/gcc.dg/pr94015.c | 107 + gcc/testsuite/gcc.dg/pr94172-1.c | 12 + gcc/testsuite/gcc.dg/pr94172-2.c | 19 + gcc/testsuite/gcc.dg/pr94189.c | 11 + .../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 5 +- .../aarch64/sve/acle/general-c/sizeless-1.c | 1 - .../aarch64/sve/acle/general-c/sizeless-2.c | 1 - gcc/testsuite/gcc.target/arm/multilib.exp | 3 + .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 + .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 + .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 + .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 + .../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 + .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 + .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 + .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 + .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 + .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u16.c | 22 + .../arm/mve/intrinsics/vmullbq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u16.c | 22 + .../arm/mve/intrinsics/vmulltq_int_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 + .../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 + .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vpnot.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 + .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 + .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 + .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 + .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 + .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 + .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 + .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 + .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 + .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 + gcc/tree-call-cdce.c | 2 +- gcc/tree-data-ref.c | 2 +- gcc/tree-sra.c | 2 +- gcc/tree-ssa-dom.c | 2 +- gcc/tree-ssa-dse.c | 4 +- gcc/tree-ssa-loop-split.c | 2 +- gcc/tree-ssa-math-opts.c | 2 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 240 +- gcc/tree-vect-loop.c | 2 +- gcc/tree.c | 2 +- gcc/tree.def | 2 +- libgcc/ChangeLog | 4 + libgcc/config/arm/t-arm | 3 + libstdc++-v3/ChangeLog | 24 + libstdc++-v3/include/experimental/executor | 226 +- libstdc++-v3/include/experimental/socket | 18 +- .../testsuite/experimental/net/executor/1.cc | 93 + 808 files changed, 30728 insertions(+), 396 deletions(-) create mode 100644 gcc/config/arm/arm_mve_builtins.def create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94015.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c create mode 100644 gcc/testsuite/gcc.dg/pr94189.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (771dd3a88b -> 5a82b8a12b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from 771dd3a88b Initialize base_value in pascal_object_print_value adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...] adds 589902954d [gdb] Skip imports of c++ CUs adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3) adds 9e38d61910 Include missing header to get missing declarations adds 946ffddcae Automatic date update in version.in adds 9809762324 Inherit sh_nbsd_nat_target from nbsd_nat_target adds a225c9a869 Add support for NetBSD threads in sh-nbsd-nat.c adds ecbbbdba71 Remove a double free in the BFD library triggered when parsi [...] adds 68e52bc7ec Fix a small set of Z80 problems. adds 327ef784ba Replace a couple of assertions in the BFD library that can b [...] adds d3c3c54293 Fix PR number in previous delta adds 2108a63a5a Add support for NetBSD threads in sparc-nat.c adds fe64b263e0 Automatic date update in version.in adds 5ccd2fb722 Rename the read symbol to xread adds d3e2a5e85d Include <alloca.h> conditionally adds 1c0aa1fbb2 Add support for NetBSD threads in amd64-bsd-nat.c adds fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 +++ bfd/elf.c | 32 +++++-- bfd/version.h | 2 +- gas/ChangeLog | 25 +++++ gas/config/tc-z80.c | 131 ++++++++++++++------------ gas/config/tc-z80.h | 3 + gas/testsuite/gas/z80/colonless.d | 12 ++- gas/testsuite/gas/z80/colonless.s | 4 + gas/testsuite/gas/z80/ez80_adl_all.d | 8 +- gas/testsuite/gas/z80/ez80_unsup_regs.d | 34 +++++++ gas/testsuite/gas/z80/ez80_z80_all.d | 8 +- gas/testsuite/gas/z80/gbz80_unsup_regs.d | 45 +++++++++ gas/testsuite/gas/z80/r800_unsup_regs.d | 35 +++++++ gas/testsuite/gas/z80/unsup_regs.s | 71 ++++++++++++++ gas/testsuite/gas/z80/z180_unsup_regs.d | 39 ++++++++ gas/testsuite/gas/z80/z80.exp | 87 +---------------- gas/testsuite/gas/z80/z80_strict_unsup_regs.d | 39 ++++++++ gas/testsuite/gas/z80/z80_unsup_regs.d | 34 +++++++ gas/testsuite/gas/z80/z80n_unsup_regs.d | 34 +++++++ gdb/ChangeLog | 71 ++++++++++++++ gdb/amd64-bsd-nat.c | 48 ++++++---- gdb/dwarf2/read.c | 22 +++++ gdb/dwarf2/read.h | 6 ++ gdb/i386-bsd-nat.c | 63 ++++++++----- gdb/nbsd-nat.c | 22 ++--- gdb/regformats/regdef.h | 4 + gdb/sh-nbsd-nat.c | 11 ++- gdb/sparc-nat.c | 50 +++++----- gdb/testsuite/lib/completion-support.exp | 27 +++++- gdb/user-regs.c | 21 +++-- gdbserver/ChangeLog | 6 ++ gdbserver/regcache.cc | 2 +- gdbserver/tdesc.cc | 2 +- gdbserver/tdesc.h | 2 +- gdbsupport/ChangeLog | 4 + gdbsupport/common-defs.h | 2 + opcodes/ChangeLog | 5 + opcodes/z80-dis.c | 27 ++---- 38 files changed, 773 insertions(+), 277 deletions(-) create mode 100644 gas/testsuite/gas/z80/ez80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/gbz80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/r800_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/unsup_regs.s create mode 100644 gas/testsuite/gas/z80/z180_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_strict_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80_unsup_regs.d create mode 100644 gas/testsuite/gas/z80/z80n_unsup_regs.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (f5be92839 -> e8d073db7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards f5be92839 0: update: binutils-gcc-linux: all new e8d073db7 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f5be92839) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-prepare_abe/console.log | 14 +- 03-build_abe-binutils/console.log | 10186 +++++------ 04-build_abe-stage1/console.log | 19028 +++++++++---------- 05-build_linux/console.log | 6197 +++---- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 2 +- console.log | 35449 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- regressions.txt | 3 +- 11 files changed, 35498 insertions(+), 35415 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig updated (339485c9a80f -> 93556fb211fa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig in repository toolchain/ci/linux. from 339485c9a80f Linux 4.19.110 adds 458c058c9cd4 phy: Revert toggling reset changes. adds ba389f362030 net: phy: Avoid multiple suspends adds d6d11db20e8f cgroup, netclassid: periodically release file_lock on clas [...] adds 33f0d95c1079 gre: fix uninit-value in __iptunnel_pull_header adds 24dd755fcec6 inet_diag: return classid for all socket types adds 3d95a5e34b40 ipv6/addrconf: call ipv6_mc_up() for non-Ethernet interface adds 79a958d8a1e5 ipvlan: add cond_resched_rcu() while processing muticast backlog adds ee98e615c8ee ipvlan: do not add hardware address of master to its unica [...] adds cb9e7197bbeb ipvlan: do not use cond_resched_rcu() in ipvlan_process_mu [...] adds eb273bb8205c ipvlan: don't deref eth hdr before checking it's set adds 53e404eddda4 net/ipv6: use configured metric when add peer route adds 7aa760f0f545 netlink: Use netlink header as base to calculate bad attri [...] adds 28cedae50965 net: macsec: update SCI upon MAC address change. adds 7e78a7fdcc8d net: nfc: fix bounds checking bugs on "pipe" adds 64fabf9bcadf net/packet: tpacket_rcv: do not increment ring index on drop adds ba245652e198 net: stmmac: dwmac1000: Disable ACS if enhanced descs are [...] adds c8149165ac27 net: systemport: fix index check to avoid an array out of [...] adds 8a207f28f55d r8152: check disconnect status after long sleep adds 989e5462fae3 sfc: detach from cb_page in efx_copy_channel() adds aadf2a728fd7 bnxt_en: reinitialize IRQs when MTU is modified adds 941464dcbcd3 cgroup: memcg: net: do not associate sock with unrelated cgroup adds 9d9141948a02 net: memcg: late association of sock to memcg adds 34636d249831 net: memcg: fix lockdep splat in inet_csk_accept() adds f9f04772a2a8 devlink: validate length of param values adds 4e4a3292c69a fib: add missing attribute validation for tun_id adds 4785c6659738 nl802154: add missing attribute validation adds 1768ebf32e5e nl802154: add missing attribute validation for dev_type adds 89b4332a9f24 can: add missing attribute validation for termination adds 388b9d45aecd macsec: add missing attribute validation for port adds 09ec15bbde5f net: fq: add missing attribute validation for orphan mask adds 1c2dcaf80a0f team: add missing attribute validation for port ifindex adds 98be45047c33 team: add missing attribute validation for array index adds ae855e782d4d nfc: add missing attribute validation for SE API adds b198061962a9 nfc: add missing attribute validation for deactivate target adds 18164e7902ba nfc: add missing attribute validation for vendor subcommand adds e37fc53a1ea7 net: phy: fix MDIO bus PM PHY resuming adds b5a8261a4588 selftests/net/fib_tests: update addr_metric_test for peer [...] adds d8cfddaf47d2 net/ipv6: need update peer route when modify metric adds dfe7df51a58b net/ipv6: remove the old peer route if change it to a new one adds 3c2893a77cef tipc: add missing attribute validation for MTU property adds 48aea14b8840 devlink: validate length of region addr/len adds 4dff63b3ff05 bonding/alb: make sure arp header is pulled before accessing it adds 6a62f2dd47a7 slip: make slhc_compress() more robust against malicious packets adds 10ea9902ed4f net: fec: validate the new settings in fec_enet_set_coalesce() adds 084dce9dc9d3 macvlan: add cond_resched() during multicast processing adds ff79a4a75ca3 cgroup: cgroup_procs_next should increase position index adds ab3e3b23d8d5 cgroup: Iterate tasks that did not finish do_exit() adds 30fa84ae81ca iwlwifi: mvm: Do not require PHY_SKU NVM section for 3168 devices adds 2d716cbdfd9f virtio-blk: fix hw_queue stopped on arbitrary error adds ba21563b257a iommu/vt-d: quirk_ioat_snb_local_iommu: replace WARN_TAINT [...] adds 64cd059b7944 netfilter: nf_conntrack: ct_cpu_seq_next should increase p [...] adds 4fbcbed7c451 netfilter: synproxy: synproxy_cpu_seq_next should increase [...] adds 6fb92c687fba netfilter: xt_recent: recent_seq_next should increase posi [...] adds 80a12a6f0357 netfilter: x_tables: xt_mttg_seq_next should increase posi [...] adds 3cd2a91a88be workqueue: don't use wq_select_unbound_cpu() for bound works adds bef7177cefad drm/amd/display: remove duplicated assignment to grph_obj_type adds a89327c1f770 ktest: Add timeout for ssh sync testing adds a8ab0b709790 cifs_atomic_open(): fix double-put on late allocation failure adds 777179200cb8 gfs2_atomic_open(): fix O_EXCL|O_CREAT handling on cold dcache adds 331c88f5d0f1 KVM: x86: clear stale x86_emulate_ctxt->intercept value adds 2345c4d769ed ARC: define __ALIGN_STR and __ALIGN symbols for ARC adds 609314331540 macintosh: windfarm: fix MODINFO regression adds 86896c1c5785 efi: Fix a race and a buffer overflow while reading efivar [...] adds 53afdba2c35e efi: Make efi_rts_work accessible to efi page fault handler adds 319478cbd2be mt76: fix array overflow on receiving too many fragments f [...] adds 119c200b41fc x86/mce: Fix logic and comments around MSR_PPIN_CTL adds 9407d33ff453 iommu/dma: Fix MSI reservation allocation adds 9d9a8afd4c70 iommu/vt-d: dmar: replace WARN_TAINT with pr_warn + add_taint adds 1315f6e50e4e iommu/vt-d: Fix a bug in intel_iommu_iova_to_phys() for huge page adds bf0ef794e197 batman-adv: Don't schedule OGM for disabled interface adds e0e86d976a14 pinctrl: meson-gxl: fix GPIOX sdio pins adds c62016bdc2da pinctrl: core: Remove extra kref_get which blocks hogs bei [...] adds cce0478d6a9e drm/i915/gvt: Fix unnecessary schedule timer when no vGPU exits adds 70f5b3685234 i2c: gpio: suppress error on probe defer adds 7ff441815924 nl80211: add missing attribute validation for critical pro [...] adds 4fe88c83221d nl80211: add missing attribute validation for beacon repor [...] adds 99c731e17d5e nl80211: add missing attribute validation for channel switch adds 5e8dff99645e perf bench futex-wake: Restore thread count default to onl [...] adds 5b425d389ed2 netfilter: cthelper: add missing attribute validation for [...] adds 64d43185eba6 netfilter: nft_payload: add missing attribute validation f [...] adds 5ae2daf9977a netfilter: nft_tunnel: add missing attribute validation fo [...] adds d51c65f835a9 iommu/vt-d: Fix the wrong printing in RHSA parsing adds 7967fef2c6aa iommu/vt-d: Ignore devices with out-of-spec domain number adds 9dda737464fc i2c: acpi: put device when verifying client fails adds b5b9c644cfc2 ipv6: restrict IPV6_ADDRFORM operation adds a22af440349c net/smc: check for valid ib_client_data adds 2f3121f6e2a5 net/smc: cancel event worker during device removal adds d47aae069e8f efi: Add a sanity check to efivar_store_raw() adds 8562759c8fca batman-adv: Avoid free/alloc race when handling OGM2 buffer adds 93556fb211fa Linux 4.19.111 No new revisions were added by this update. Summary of changes: Documentation/filesystems/porting | 7 +++ Makefile | 2 +- arch/arc/include/asm/linkage.h | 2 + arch/x86/kernel/cpu/mcheck/mce_intel.c | 9 ++-- arch/x86/kvm/emulate.c | 1 + drivers/block/virtio_blk.c | 8 ++-- drivers/firmware/efi/efivars.c | 32 +++++++++---- drivers/firmware/efi/runtime-wrappers.c | 53 ++++------------------ drivers/gpu/drm/amd/amdgpu/amdgpu_atombios.c | 3 +- drivers/gpu/drm/i915/gvt/vgpu.c | 12 +++-- drivers/i2c/busses/i2c-gpio.c | 2 +- drivers/i2c/i2c-core-acpi.c | 10 +++- drivers/iommu/dma-iommu.c | 16 +++---- drivers/iommu/dmar.c | 21 ++++++--- drivers/iommu/intel-iommu.c | 13 ++++-- drivers/macintosh/windfarm_ad7417_sensor.c | 7 +++ drivers/macintosh/windfarm_fcu_controls.c | 7 +++ drivers/macintosh/windfarm_lm75_sensor.c | 16 ++++++- drivers/macintosh/windfarm_lm87_sensor.c | 7 +++ drivers/macintosh/windfarm_max6690_sensor.c | 7 +++ drivers/macintosh/windfarm_smu_sat.c | 7 +++ drivers/net/bonding/bond_alb.c | 20 ++++---- drivers/net/can/dev.c | 1 + drivers/net/ethernet/broadcom/bcmsysport.c | 2 +- drivers/net/ethernet/broadcom/bnxt/bnxt.c | 4 +- drivers/net/ethernet/freescale/fec_main.c | 6 +-- drivers/net/ethernet/sfc/efx.c | 1 + .../net/ethernet/stmicro/stmmac/dwmac1000_core.c | 3 +- drivers/net/ipvlan/ipvlan_core.c | 19 ++++---- drivers/net/ipvlan/ipvlan_main.c | 5 +- drivers/net/macsec.c | 12 +++-- drivers/net/macvlan.c | 2 + drivers/net/phy/phy_device.c | 18 +++++--- drivers/net/slip/slhc.c | 14 ++++-- drivers/net/team/team.c | 2 + drivers/net/usb/r8152.c | 8 ++++ drivers/net/wireless/intel/iwlwifi/mvm/nvm.c | 3 +- drivers/net/wireless/mediatek/mt76/dma.c | 9 ++-- drivers/pinctrl/core.c | 1 - drivers/pinctrl/meson/pinctrl-meson-gxl.c | 4 +- fs/cifs/dir.c | 1 - fs/gfs2/inode.c | 2 +- fs/open.c | 3 -- include/linux/cgroup.h | 1 + include/linux/efi.h | 36 +++++++++++++++ include/linux/inet_diag.h | 18 +++++--- include/linux/phy.h | 2 + include/net/fib_rules.h | 1 + kernel/cgroup/cgroup.c | 37 +++++++++++---- kernel/workqueue.c | 14 +++--- mm/memcontrol.c | 14 +----- net/batman-adv/bat_iv_ogm.c | 4 ++ net/batman-adv/bat_v_ogm.c | 42 +++++++++++++---- net/batman-adv/types.h | 4 ++ net/core/devlink.c | 33 +++++++++----- net/core/netclassid_cgroup.c | 47 +++++++++++++++---- net/core/sock.c | 5 +- net/ieee802154/nl_policy.c | 6 +++ net/ipv4/gre_demux.c | 12 ++++- net/ipv4/inet_connection_sock.c | 20 ++++++++ net/ipv4/inet_diag.c | 44 ++++++++---------- net/ipv4/raw_diag.c | 5 +- net/ipv4/udp_diag.c | 5 +- net/ipv6/addrconf.c | 49 +++++++++++++++----- net/ipv6/ipv6_sockglue.c | 10 +++- net/netfilter/nf_conntrack_standalone.c | 2 +- net/netfilter/nf_synproxy_core.c | 2 +- net/netfilter/nfnetlink_cthelper.c | 2 + net/netfilter/nft_payload.c | 1 + net/netfilter/nft_tunnel.c | 2 + net/netfilter/x_tables.c | 6 +-- net/netfilter/xt_recent.c | 2 +- net/netlink/af_netlink.c | 2 +- net/nfc/hci/core.c | 19 ++++++-- net/nfc/netlink.c | 4 ++ net/packet/af_packet.c | 13 +++--- net/sched/sch_fq.c | 1 + net/sctp/diag.c | 8 +--- net/smc/smc_ib.c | 3 ++ net/tipc/netlink.c | 3 +- net/wireless/nl80211.c | 5 ++ tools/perf/bench/futex-wake.c | 4 +- tools/testing/ktest/ktest.pl | 2 +- tools/testing/selftests/net/fib_tests.sh | 34 ++++++++++++-- 84 files changed, 624 insertions(+), 282 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig updated (9145309ee -> 6ac2208c6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards 9145309ee 0: update: llvm-linux: boot new 6ac2208c6 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (9145309ee) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-build_llvm/console.log | 12538 ++++++++++++++++---------------- 03-build_linux/console.log | 1752 ++--- 04-boot_linux/console.log | 470 +- 05-check_regression/console.log | 4 +- 06-update_baseline/console.log | 4 +- console.log | 14898 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 14900 insertions(+), 14904 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (18fe53f6dfbc -> 257edc6db943)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/linux. from 18fe53f6dfbc Linux 5.4.25 new 8f310017aab2 virtio_balloon: Adjust label in virtballoon_probe new effe2041c3bf ALSA: hda/realtek - More constifications new 986af74c63a8 ALSA: hda/realtek - Add Headset Mic supported for HP cPC new 8d22f4147325 ALSA: hda/realtek - Fixed one of HP ALC671 platform Headse [...] new 0a062dd0d460 cgroup, netclassid: periodically release file_lock on clas [...] new aece82f5de2a gre: fix uninit-value in __iptunnel_pull_header new 8be8c4555431 inet_diag: return classid for all socket types new 1f905985fe19 ipv6/addrconf: call ipv6_mc_up() for non-Ethernet interface new e4d08bef04df ipvlan: add cond_resched_rcu() while processing muticast backlog new c46034cfa1d4 ipvlan: do not add hardware address of master to its unica [...] new 1f72737eecd7 ipvlan: do not use cond_resched_rcu() in ipvlan_process_mu [...] new f992458686b8 ipvlan: don't deref eth hdr before checking it's set new 7b5db04f24a2 macvlan: add cond_resched() during multicast processing new 9dd6cb14dd01 net: dsa: fix phylink_start()/phylink_stop() calls new 9739d3d1bbb1 net: dsa: mv88e6xxx: fix lockup on warm boot new e9d416dba4cc net: fec: validate the new settings in fec_enet_set_coalesce() new 8f4cd4bed97b net: hns3: fix a not link up issue when fibre port support [...] new 608f54653eaf net/ipv6: use configured metric when add peer route new 04f430a90bf0 netlink: Use netlink header as base to calculate bad attri [...] new f815f9a89536 net: macsec: update SCI upon MAC address change. new 5afc3791c83e net: nfc: fix bounds checking bugs on "pipe" new a200e439c08b net/packet: tpacket_rcv: do not increment ring index on drop new d0042bc982f1 net: phy: bcm63xx: fix OOPS due to missing driver name new 62a24fad9610 net: stmmac: dwmac1000: Disable ACS if enhanced descs are [...] new 6ea05d53b996 net: systemport: fix index check to avoid an array out of [...] new d21ba36e4091 r8152: check disconnect status after long sleep new 312a5fa6877e sfc: detach from cb_page in efx_copy_channel() new ea5d05c59430 slip: make slhc_compress() more robust against malicious packets new 6c7247106941 taprio: Fix sending packets without dequeueing them new 51925ac4c547 bonding/alb: make sure arp header is pulled before accessing it new 97207f491014 bnxt_en: reinitialize IRQs when MTU is modified new 4461ae0c15f6 bnxt_en: fix error handling when flashing from file new 01f4cb0005a7 cgroup: memcg: net: do not associate sock with unrelated cgroup new 4a1444818200 net: memcg: late association of sock to memcg new c0a7416a5403 net: memcg: fix lockdep splat in inet_csk_accept() new 4136c4ee4159 devlink: validate length of param values new dd4708377988 devlink: validate length of region addr/len new e80e3f725244 fib: add missing attribute validation for tun_id new 84eaa53dbea8 nl802154: add missing attribute validation new e9438d517277 nl802154: add missing attribute validation for dev_type new f77e588fb745 can: add missing attribute validation for termination new 05b1a3781204 macsec: add missing attribute validation for port new 7b8f902c5130 net: fq: add missing attribute validation for orphan mask new e31cd96bce59 net: taprio: add missing attribute validation for txtime delay new cae05c2998ae team: add missing attribute validation for port ifindex new 6049f6122a51 team: add missing attribute validation for array index new 4c16ef8ee16c tipc: add missing attribute validation for MTU property new 4cba04a3272b nfc: add missing attribute validation for SE API new c9f29e311fc2 nfc: add missing attribute validation for deactivate target new 7030138e3c6d nfc: add missing attribute validation for vendor subcommand new 4d365c7b4747 net: phy: avoid clearing PHY interrupts twice in irq handler new 886345d9305a net: phy: fix MDIO bus PM PHY resuming new 2eaf298d121f net/ipv6: need update peer route when modify metric new 8759b193d8f8 net/ipv6: remove the old peer route if change it to a new one new dd359b5a7bd4 selftests/net/fib_tests: update addr_metric_test for peer [...] new 1375e2ca1f2d net: dsa: Don't instantiate phylink for CPU/DSA ports unle [...] new 6b22fba4c15b net: phy: Avoid multiple suspends new cb81ee946e15 cgroup: cgroup_procs_next should increase position index new 72655d842636 cgroup: Iterate tasks that did not finish do_exit() new 55c81e9b1b5c netfilter: nf_tables: fix infinite loop when expr is not a [...] new c656fc438758 iwlwifi: mvm: Do not require PHY_SKU NVM section for 3168 devices new ad29b9fd6672 virtio-blk: fix hw_queue stopped on arbitrary error new 3ca828bd0fcb iommu/vt-d: quirk_ioat_snb_local_iommu: replace WARN_TAINT [...] new 1c6e75702fd1 netfilter: nf_conntrack: ct_cpu_seq_next should increase p [...] new 16c0ae0a0437 netfilter: synproxy: synproxy_cpu_seq_next should increase [...] new bfacd2806769 netfilter: xt_recent: recent_seq_next should increase posi [...] new 70612567f6ce netfilter: x_tables: xt_mttg_seq_next should increase posi [...] new 22540ca3d00d workqueue: don't use wq_select_unbound_cpu() for bound works new 40c4ad7f1b15 drm/amd/display: remove duplicated assignment to grph_obj_type new 105d663d8430 drm/i915: be more solid in checking the alignment new 0e57e9f70247 drm/i915: Defer semaphore priority bumping to a workqueue new 1961b5bb6ac8 mmc: sdhci-pci-gli: Enable MSI interrupt for GL975x new a67ada0dcd9a pinctrl: falcon: fix syntax error new 3625e9dfd80a ktest: Add timeout for ssh sync testing new 918ba24a9bbf cifs_atomic_open(): fix double-put on late allocation failure new 9719442f9e24 gfs2_atomic_open(): fix O_EXCL|O_CREAT handling on cold dcache new 84c6ce00e29b KVM: x86: clear stale x86_emulate_ctxt->intercept value new 4873041d3723 KVM: nVMX: avoid NULL pointer dereference with incorrect E [...] new f2947aa48017 ARC: define __ALIGN_STR and __ALIGN symbols for ARC new 63050b3dc02f fuse: fix stack use after return new fbbacd0dcbc3 s390/dasd: fix data corruption for thin provisioned devices new 0c47d02ad451 ipmi_si: Avoid spurious errors for optional IRQs new b7e54dd751fa blk-iocost: fix incorrect vtime comparison in iocg_is_idle() new ea1299be02e1 fscrypt: don't evict dirty inodes after removing key new f19bbb24a108 macintosh: windfarm: fix MODINFO regression new 680613f44162 x86/ioremap: Map EFI runtime services data as encrypted for SEV new 594b38226f84 efi: Fix a race and a buffer overflow while reading efivar [...] new 849233b7421c efi: Add a sanity check to efivar_store_raw() new 1357bf0ca50f i2c: designware-pci: Fix BUG_ON during device removal new 02013734629b mt76: fix array overflow on receiving too many fragments f [...] new 53644e59c1c5 perf/amd/uncore: Replace manual sampling check with CAP_NO [...] new 923f2b3ab352 x86/mce: Fix logic and comments around MSR_PPIN_CTL new 77abae8657c5 iommu/dma: Fix MSI reservation allocation new 798c1441bde8 iommu/vt-d: dmar: replace WARN_TAINT with pr_warn + add_taint new 28ffabf65e42 iommu/vt-d: Fix RCU list debugging warnings new 8159e369d1e6 iommu/vt-d: Fix a bug in intel_iommu_iova_to_phys() for huge page new 130bd50d009c batman-adv: Don't schedule OGM for disabled interface new 93b8be43c9df clk: imx8mn: Fix incorrect clock defines new 66ee6b9b91b1 pinctrl: meson-gxl: fix GPIOX sdio pins new b758686cf05a pinctrl: imx: scu: Align imx sc msg structs to 4 new a6ea1df94903 virtio_ring: Fix mem leak with vring_new_virtqueue() new d2df67d7411e drm/i915/gvt: Fix dma-buf display blur issue on CFL new f5ace0987a69 pinctrl: core: Remove extra kref_get which blocks hogs bei [...] new a9fef78caac0 drm/i915/gvt: Fix unnecessary schedule timer when no vGPU exits new b8c3cbca80e8 driver code: clarify and fix platform device DMA mask allocation new 4f60640723cf iommu/vt-d: Fix RCU-list bugs in intel_iommu_init() new c684f4f68c0a i2c: gpio: suppress error on probe defer new b0fd0b85c377 nl80211: add missing attribute validation for critical pro [...] new 5bd0ee5727d2 nl80211: add missing attribute validation for beacon repor [...] new b57542934121 nl80211: add missing attribute validation for channel switch new c61868ef2795 perf bench futex-wake: Restore thread count default to onl [...] new 896d11cdcab9 netfilter: cthelper: add missing attribute validation for [...] new e92dea63e278 netfilter: nft_payload: add missing attribute validation f [...] new 15ec06c6a894 netfilter: nft_tunnel: add missing attribute validation fo [...] new 56e84ae47481 netfilter: nf_tables: dump NFTA_CHAIN_FLAGS attribute new 2d106e75da45 netfilter: nft_chain_nat: inet family is missing module ownership new 9493a6361d81 iommu/vt-d: Fix the wrong printing in RHSA parsing new 03d524d70ecf iommu/vt-d: Ignore devices with out-of-spec domain number new 8753b0cad128 i2c: acpi: put device when verifying client fails new 62fd4e348df2 iommu/amd: Fix IOMMU AVIC not properly update the is_run b [...] new aa38bea47fd2 ipv6: restrict IPV6_ADDRFORM operation new dbaba2a4db6e net/smc: check for valid ib_client_data new 881f9469cc9f net/smc: cancel event worker during device removal new 257edc6db943 Linux 5.4.26 The 124 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Documentation/filesystems/porting.rst | 8 + Makefile | 2 +- arch/arc/include/asm/linkage.h | 2 + arch/x86/events/amd/uncore.c | 17 +-- arch/x86/kernel/cpu/mce/intel.c | 9 +- arch/x86/kvm/emulate.c | 1 + arch/x86/kvm/vmx/nested.c | 5 +- arch/x86/mm/ioremap.c | 18 +++ block/blk-iocost.c | 2 +- drivers/base/platform.c | 25 +--- drivers/block/virtio_blk.c | 8 +- drivers/char/ipmi/ipmi_si_platform.c | 4 +- drivers/firmware/efi/efivars.c | 32 ++-- drivers/gpu/drm/amd/amdgpu/amdgpu_atombios.c | 3 +- drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c | 3 +- drivers/gpu/drm/i915/gvt/display.c | 3 +- drivers/gpu/drm/i915/gvt/vgpu.c | 12 +- drivers/gpu/drm/i915/i915_request.c | 22 ++- drivers/gpu/drm/i915/i915_request.h | 2 + drivers/gpu/drm/i915/i915_utils.h | 5 + drivers/i2c/busses/i2c-designware-pcidrv.c | 1 + drivers/i2c/busses/i2c-gpio.c | 2 +- drivers/i2c/i2c-core-acpi.c | 10 +- drivers/iommu/amd_iommu.c | 4 +- drivers/iommu/dma-iommu.c | 16 +- drivers/iommu/dmar.c | 21 ++- drivers/iommu/intel-iommu.c | 18 ++- drivers/macintosh/windfarm_ad7417_sensor.c | 7 + drivers/macintosh/windfarm_fcu_controls.c | 7 + drivers/macintosh/windfarm_lm75_sensor.c | 16 +- drivers/macintosh/windfarm_lm87_sensor.c | 7 + drivers/macintosh/windfarm_max6690_sensor.c | 7 + drivers/macintosh/windfarm_smu_sat.c | 7 + drivers/mmc/host/sdhci-pci-gli.c | 17 +++ drivers/net/bonding/bond_alb.c | 20 +-- drivers/net/can/dev.c | 1 + drivers/net/dsa/mv88e6xxx/global2.c | 8 +- drivers/net/ethernet/broadcom/bcmsysport.c | 2 +- drivers/net/ethernet/broadcom/bnxt/bnxt.c | 4 +- drivers/net/ethernet/broadcom/bnxt/bnxt_ethtool.c | 24 ++- drivers/net/ethernet/freescale/fec_main.c | 6 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.c | 4 +- drivers/net/ethernet/sfc/efx.c | 1 + .../net/ethernet/stmicro/stmmac/dwmac1000_core.c | 3 +- drivers/net/ipvlan/ipvlan_core.c | 19 ++- drivers/net/ipvlan/ipvlan_main.c | 5 +- drivers/net/macsec.c | 12 +- drivers/net/macvlan.c | 2 + drivers/net/phy/bcm63xx.c | 1 + drivers/net/phy/phy.c | 3 +- drivers/net/phy/phy_device.c | 11 +- drivers/net/slip/slhc.c | 14 +- drivers/net/team/team.c | 2 + drivers/net/usb/r8152.c | 8 + drivers/net/wireless/intel/iwlwifi/mvm/nvm.c | 3 +- drivers/net/wireless/mediatek/mt76/dma.c | 9 +- drivers/pinctrl/core.c | 1 - drivers/pinctrl/freescale/pinctrl-scu.c | 4 +- drivers/pinctrl/meson/pinctrl-meson-gxl.c | 4 +- drivers/pinctrl/pinctrl-falcon.c | 2 +- drivers/s390/block/dasd.c | 27 +++- drivers/s390/block/dasd_eckd.c | 163 ++++++++++++++++++++- drivers/s390/block/dasd_int.h | 15 +- drivers/virtio/virtio_balloon.c | 2 +- drivers/virtio/virtio_ring.c | 4 +- fs/cifs/dir.c | 1 - fs/crypto/keysetup.c | 9 ++ fs/fuse/dev.c | 6 +- fs/fuse/fuse_i.h | 2 + fs/gfs2/inode.c | 2 +- fs/open.c | 3 - include/dt-bindings/clock/imx8mn-clock.h | 4 +- include/linux/cgroup.h | 1 + include/linux/dmar.h | 8 +- include/linux/inet_diag.h | 18 ++- include/linux/phy.h | 3 + include/linux/platform_device.h | 2 +- include/net/fib_rules.h | 1 + kernel/cgroup/cgroup.c | 37 +++-- kernel/workqueue.c | 14 +- mm/memcontrol.c | 14 +- net/batman-adv/bat_iv_ogm.c | 4 + net/core/devlink.c | 33 +++-- net/core/netclassid_cgroup.c | 47 ++++-- net/core/sock.c | 5 +- net/dsa/dsa_priv.h | 2 + net/dsa/port.c | 44 ++++-- net/dsa/slave.c | 8 +- net/ieee802154/nl_policy.c | 6 + net/ipv4/gre_demux.c | 12 +- net/ipv4/inet_connection_sock.c | 20 +++ net/ipv4/inet_diag.c | 44 +++--- net/ipv4/raw_diag.c | 5 +- net/ipv4/udp_diag.c | 5 +- net/ipv6/addrconf.c | 51 +++++-- net/ipv6/ipv6_sockglue.c | 10 +- net/netfilter/nf_conntrack_standalone.c | 2 +- net/netfilter/nf_synproxy_core.c | 2 +- net/netfilter/nf_tables_api.c | 15 +- net/netfilter/nfnetlink_cthelper.c | 2 + net/netfilter/nft_chain_nat.c | 1 + net/netfilter/nft_payload.c | 1 + net/netfilter/nft_tunnel.c | 2 + net/netfilter/x_tables.c | 6 +- net/netfilter/xt_recent.c | 2 +- net/netlink/af_netlink.c | 2 +- net/nfc/hci/core.c | 19 ++- net/nfc/netlink.c | 4 + net/packet/af_packet.c | 13 +- net/sched/sch_fq.c | 1 + net/sched/sch_taprio.c | 13 +- net/sctp/diag.c | 8 +- net/smc/smc_ib.c | 3 + net/tipc/netlink.c | 1 + net/wireless/nl80211.c | 5 + sound/pci/hda/patch_realtek.c | 163 +++++++++++++-------- tools/perf/bench/futex-wake.c | 4 +- tools/testing/ktest/ktest.pl | 2 +- tools/testing/selftests/net/fib_tests.sh | 34 ++++- 119 files changed, 1037 insertions(+), 396 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020