Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig updated (50c2e5e41 -> 7b33dacb4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards 50c2e5e41 0: update: llvm-linux: boot new 7b33dacb4 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (50c2e5e41) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 184 +- 02-build_llvm/console.log | 12560 ++++++++++++++++--------------- 03-build_linux/console.log | 1786 +++-- 04-boot_linux/console.log | 470 +- 05-check_regression/console.log | 12 +- 06-update_baseline/console.log | 12 +- console.log | 15024 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 8 files changed, 15017 insertions(+), 15041 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig updated (30bb5572ce7a -> f35111a94654)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig in repository toolchain/ci/linux. from 30bb5572ce7a Merge tag 'ktest-v5.6' of git://git.kernel.org/pub/scm/lin [...] adds dbb92f88648d workqueue: Document (some) memory-ordering properties of { [...] adds aa202f1f5696 workqueue: don't use wq_select_unbound_cpu() for bound works adds 2c1aca4bd3fe Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds db8dd9697238 cgroup-v1: cgroup_pidlist_next should update position index adds 2d4ecb030dcc cgroup: cgroup_procs_next should increase position index adds 9c974c772464 cgroup: Iterate tasks that did not finish do_exit() adds 190ecb190a9c cgroup: fix psi_show() crash on 32bit ino archs adds 2e5383d7904e cgroup1: don't call release_agent when it is "" adds e94148454103 Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds d568bbd2f872 auxdisplay: Fix Kconfig indentation adds e8897e4fe8f2 auxdisplay: img-ascii-lcd: convert to devm_platform_iorema [...] adds 2f920c0f0e29 auxdisplay: charlcd: replace zero-length array with flexib [...] adds 2a48b3793157 Merge tag 'auxdisplay-for-linus-v5.6-rc6' of git://github. [...] adds 11a4a8f73b3c clang-format: Update with the latest for_each macro list adds f35111a94654 Merge tag 'clang-format-for-linus-v5.6-rc6' of git://githu [...] No new revisions were added by this update. Summary of changes: .clang-format | 25 ++++++++++++++++++++---- drivers/auxdisplay/Kconfig | 16 ++++++++-------- drivers/auxdisplay/charlcd.c | 2 +- drivers/auxdisplay/img-ascii-lcd.c | 4 +--- include/linux/cgroup.h | 1 + include/linux/workqueue.h | 16 ++++++++++++++++ kernel/cgroup/cgroup-v1.c | 3 ++- kernel/cgroup/cgroup.c | 39 +++++++++++++++++++++++++------------- kernel/workqueue.c | 14 ++++++++------ 9 files changed, 84 insertions(+), 36 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig updated (7c18c2f709e -> 4e41127f04d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig in repository toolchain/ci/llvm-project. from 7c18c2f709e [Concepts] Add null check for TemplateTypeParmType::getDecl [...] adds 52cebc452d1 [Concepts] Add FoundDecl to ConceptSpecializationExpr seria [...] adds 4e41127f04d [Concepts] Add constraints checks to isSameEntity No new revisions were added by this update. Summary of changes: clang/lib/Serialization/ASTReaderDecl.cpp | 67 ++++++++++++++++++++++++++++--- clang/lib/Serialization/ASTReaderStmt.cpp | 1 + clang/lib/Serialization/ASTWriterStmt.cpp | 1 + clang/test/PCH/cxx2a-constraints.cpp | 37 +++++++++++++++++ 4 files changed, 100 insertions(+), 6 deletions(-) create mode 100644 clang/test/PCH/cxx2a-constraints.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig updated (247c5108e -> 60a127a9f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards 247c5108e 0: update: llvm-linux: boot new 60a127a9f 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (247c5108e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 214 +- 02-build_llvm/console.log | 12668 +++++++++++++++++----------------- 03-build_linux/console.log | 498 +- 04-boot_linux/console.log | 482 +- 05-check_regression/console.log | 28 +- 06-update_baseline/console.log | 34 + console.log | 13912 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- regressions.txt | 2 +- 9 files changed, 13962 insertions(+), 13890 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (30bb5572ce7a -> f35111a94654)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from 30bb5572ce7a Merge tag 'ktest-v5.6' of git://git.kernel.org/pub/scm/lin [...] adds dbb92f88648d workqueue: Document (some) memory-ordering properties of { [...] adds aa202f1f5696 workqueue: don't use wq_select_unbound_cpu() for bound works adds 2c1aca4bd3fe Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds db8dd9697238 cgroup-v1: cgroup_pidlist_next should update position index adds 2d4ecb030dcc cgroup: cgroup_procs_next should increase position index adds 9c974c772464 cgroup: Iterate tasks that did not finish do_exit() adds 190ecb190a9c cgroup: fix psi_show() crash on 32bit ino archs adds 2e5383d7904e cgroup1: don't call release_agent when it is "" adds e94148454103 Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds d568bbd2f872 auxdisplay: Fix Kconfig indentation adds e8897e4fe8f2 auxdisplay: img-ascii-lcd: convert to devm_platform_iorema [...] adds 2f920c0f0e29 auxdisplay: charlcd: replace zero-length array with flexib [...] adds 2a48b3793157 Merge tag 'auxdisplay-for-linus-v5.6-rc6' of git://github. [...] adds 11a4a8f73b3c clang-format: Update with the latest for_each macro list adds f35111a94654 Merge tag 'clang-format-for-linus-v5.6-rc6' of git://githu [...] No new revisions were added by this update. Summary of changes: .clang-format | 25 ++++++++++++++++++++---- drivers/auxdisplay/Kconfig | 16 ++++++++-------- drivers/auxdisplay/charlcd.c | 2 +- drivers/auxdisplay/img-ascii-lcd.c | 4 +--- include/linux/cgroup.h | 1 + include/linux/workqueue.h | 16 ++++++++++++++++ kernel/cgroup/cgroup-v1.c | 3 ++- kernel/cgroup/cgroup.c | 39 +++++++++++++++++++++++++------------- kernel/workqueue.c | 14 ++++++++------ 9 files changed, 84 insertions(+), 36 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (550be40515d -> 4016c6b07f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 550be40515d [libc] Add simple implementations of mtx_lock and mtx_unlock. adds 4b8af31f634 [llvm][MIRVRegNamer] Avoid collisions across constant pool [...] adds ef4f939d389 [X86] Remove isel patterns for (X86VBroadcast (i16 (trunc ( [...] adds a72dc86cddd tsan: tsan_interface.h: make constants static adds 5aa5c943f7d Reland "[DebugInfo] Enable the debug entry values feature b [...] adds 5a101f37731 Revert "[clang-format] Correct indentation for `[key] = val [...] adds 0c28a0938c5 [clang-format] Correct indentation for `[key] = value,` ent [...] adds ff9ac33e1e0 [ARM][MVE] Validate tail predication values adds b53907bfedf [SLP] Precommit vector library test for D75878. adds 30477197b37 [ExpandMemCmp][NFC] Add more tests. adds 20a3d64c888 [Analyzer][NFC] Change parameter of NoteTag lambdas to Path [...] adds 18c19441d10 [X86][AVX] combineX86ShuffleChain - combine binary shuffles [...] adds f0de8d09409 [Arm] Do not lower vmax/vmin to Neon instructions adds 0bba37a3202 [AArch64][SVE] Add SVE intrinsics for address calculations adds 39e1a90784b [AMDGPU] SI_INDIRECT_DST_V* pseudos expansion should place [...] adds b9b96adcf57 [X86][SSE] Add SSE41 coverage for fmaxnum/fminnum tests adds 0b1dc6016f1 [CostModel][X86] Add fmaxnum/fminnum costs tests adds 9b05596eff2 [SLPVectorizer][X86] Add fmaxnum/fminnum tests adds 3e47f87e644 [NFC][llvm-dwarfdump] Always use 'const Twine &' adds 5cbddf7cbc1 [X86][SSE] Add more accurate costs for fmaxnum/fminnum codegen adds 6e2804ce6ba [LLD] Add support for --unique option adds 1fc5be06694 [NFC] Tweak OptionsUtils adds d00dff88b40 [lldb] Make UnwindLLDB a non-plugin adds 1ca1e08e754 [lldb] Break up CommandObjectDisassemble::DoExecute adds 2d6ecf46483 [SLP] Support vectorizing functions provided by vector libs. adds 5b465ad2902 [InstCombine] add/adjust tests for select-gep; NFC adds 467eec09109 [InstCombine] fold gep-of-select-of-constants (PR45084) adds 6b37c476a2d [lldb] Improve test failure messages in vscode tests adds e71fb46a8fd [TargetLowering] SimplifyDemandedVectorElts - add DemandedE [...] adds 6e60e1025f3 [InstCombine] regenerate test checks; NFC adds c2dafe12dc2 [SimplifyCFG] Skip merging return blocks if it would break [...] adds 47edf5bafb8 [ARM,CDE] Generalize MVE intrinsics infrastructure to support CDE adds 877073bc1c4 [gn build] (manually) merge 47edf5bafb adds 714466bf367 Revert "[clang-tidy] New check: bugprone-suspicious-include" adds c8c14d979ab [InstCombine] Support vectors in SimplifyAddWithRemainder. adds 14219aa442a [gn build] Port 714466bf367 adds 62ff9960d33 [SystemZ] Improve foldMemoryOperandImpl(). adds a3140500650 [ARM][MVE] VFMA and VFMS validForTailPredication adds 67cfbec7461 AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns adds 4b4e5d41ec0 [PSI] Add tests for is(Hot|Cold)FunctionInCallGraphNthPercentile. adds 417fe39be54 [X86][SSE] Add some extract+insert shuffle tests adds e6a7e3b5e3e [X86][SSE] matchShuffleWithSHUFPD - add support for unary s [...] adds c8ede5e4858 [X86][SSE] getFauxShuffleMask - add support for INSERT_VECT [...] adds f7c4d796ba6 [compiler-rt] Define ElfW() macro if it's not defined adds d871ef4e6ad [instcombine] remove fsub to fneg hacks; only emit fneg adds 71ffac21f74 [OPENMP]Fix PR45132: OpenMP doacross loop nest with a decre [...] adds 3dabad1af38 [VE] Target-specific bit size for sjljehprepare adds a4cde9ad7b6 Fixed [AssumeBundles] Move to IR so it can be used by Analysis adds a1224432cad [gn build] Port a4cde9ad7b6 adds 43606efb684 Suppress an "unused variable" warning in release build adds 39eebe68b59 [clangd] Use a separate RunningTask flag instead of leaving [...] adds 247a177cf78 Give helpers internal linkage. NFC. adds 5d3d84b5cd4 [libc++abi] NFC: Fix typo in comment adds d67cf7a0a97 Rework findUnwindSectionsByPhdr to be more optimal. adds 66945b62f42 Add Optional overload to DiagnosticBuilder operator << adds 57a2eaf3c1a Revert "[modules] Do not cache invalid state for modules th [...] adds 936fc55bd46 [MLIR] Add custom option parser type to PassOption adds c4de8935a5c ARM: Fixup some tests using denormal-fp-math attribute adds 9624beb38a4 [docs] Regenerate ClangCommandLineReference.rst adds a0c0389ffbb [SimplifyLibcalls] Don't replace locked IO (fgetc/fgets/fpu [...] adds 4a0267e3ad8 Convert a reachable llvm_unreachable into an assert. adds 47ec8702cbc [mlir][Linalg] Revisit 0-D abstraction adds c8f0d27ef37 [AMDGPU] Fix the gfx10 scheduling model for f32 conversions adds 7ce1e7ab075 [mlir][NFC] Move the operation interfaces out of Analysis/ [...] adds 153720a0a56 [mlir][NFC] Move the interfaces and traits for side effects [...] adds 1090a830692 [mlir][vulkan-runner] Update mlir-vulkan-runner execution driver. adds f9e63891597 [Concepts] Add FoundDecl to ConceptSpecializationExpr seria [...] adds 7fb562c1ab3 [Concepts] Add constraints checks to isSameEntity adds 2eff566b07d [MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu.all_red [...] adds 5b0c60c58ea [mlir][vulkan-runner] Use std::make_tuple to create tuple adds ebdb98f254f [clang-tidy] Move fuchsia-restrict-system-includes to porta [...] adds 7ecc743c5de [gn build] Port ebdb98f254f adds 484402abaca [clangd] Run clang-format on CodeComplete.cpp and SourceCod [...] adds 445195ba6ce [clangd] Have visibleNamespaces() and getEligiblePoints() t [...] adds 72aa619a7fe Warn of uninitialized variables on asm goto's indirect branch adds ddfcda0256c [clang-tidy] Fix warning from my previous patch in ReleaseN [...] adds 40568fec7e3 [CodeGen] Emit destructor calls to destruct compound literals adds 9769e1ee9ac [Concepts] Fix incorrect DeclContext for transformed Requir [...] adds 75af694a6da [CodeGenObjC] Place property names in __objc_methname adds 200b20639ac AMDGPU: Use V_MAC_F32 for fmad.ftz adds 5c845c1c50a PR45083: Mark statement expressions as being dependent if t [...] adds a13417352ad [libc++] Properly mark std::function as deprecated in C++03 adds fde9d33f710 [libc++abi] Change __cxa_finalize return type to void adds c0f4408d76f [mlir] Create a std op instead of chain of ops. adds 0b017c85ca2 Revert "[libc++abi] Change __cxa_finalize return type to void" adds ce8a1f72944 GlobalISel: Implement fewerElementsVector for G_TRUNC adds 218dd339541 Add triple for non-x86 environments. adds edd0dfca0db AMDGPU/GlobalISel: Refine G_TRUNC legality rules adds aed57125220 [RuntimeDyld] Allow multi-line rtdyld-check and jitlink-che [...] adds 337e131ca7d [RuntimeDyld][COFF] Build stubs for COFF dllimport symbols. adds d07f9e73096 [AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32 adds 4cba668ac13 Fix crash-on-invalid when trying to recover from a function [...] adds 54928ba0ec8 [clang-tidy] Use more widely available headers for protabil [...] adds 48121a5743b [cmake] Link libclangDaemonTweaks with clangFormat adds 1c70dec18c7 [libunwind] Remove __FILE__ and __LINE__ from error reporting adds 206d46a192c AMDGPU/GlobalISel: Add some tests that used to infinite loop adds b17a81f8b23 GlobalISel: Add missing add/sub with carries to MachineIRBuilder adds c0ad75e7587 GlobalISel: Don't try to narrow extending loads/trunc store adds 14a1b80e044 Make IEEEFloat::roundToIntegral more standard conformant adds 37fa9d65eaa [CodeGen][ObjC] Don't extend lifetime of ObjC pointers pass [...] adds 4016c6b07f2 [lldb/Reproducer] Prevent crash when GDB multi-loader can't [...] No new revisions were added by this update. Summary of changes: .../abseil/StringFindStartswithCheck.cpp | 5 +- .../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 - .../clang-tidy/bugprone/CMakeLists.txt | 1 - .../clang-tidy/bugprone/SuspiciousIncludeCheck.cpp | 105 -- .../clang-tidy/bugprone/SuspiciousIncludeCheck.h | 57 - .../cppcoreguidelines/InitVariablesCheck.cpp | 4 +- .../ProBoundsConstantArrayIndexCheck.cpp | 11 +- .../clang-tidy/fuchsia/CMakeLists.txt | 1 - .../clang-tidy/fuchsia/FuchsiaTidyModule.cpp | 3 - .../clang-tidy/modernize/MakeSmartPtrCheck.cpp | 8 +- .../clang-tidy/portability/CMakeLists.txt | 1 + .../portability/PortabilityTidyModule.cpp | 3 + .../RestrictSystemIncludesCheck.cpp | 6 +- .../RestrictSystemIncludesCheck.h | 14 +- .../clang-tidy/utils/FileExtensionsUtils.cpp | 15 +- .../clang-tidy/utils/FileExtensionsUtils.h | 12 - .../clang-tidy/utils/OptionsUtils.cpp | 4 +- clang-tools-extra/clangd/CodeComplete.cpp | 7 +- clang-tools-extra/clangd/SourceCode.cpp | 224 ++-- clang-tools-extra/clangd/SourceCode.h | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 39 +- .../clangd/refactor/tweaks/CMakeLists.txt | 1 + .../clangd/refactor/tweaks/DefineOutline.cpp | 15 +- .../clangd/unittests/SourceCodeTests.cpp | 21 +- .../clangd/unittests/TUSchedulerTests.cpp | 24 + clang-tools-extra/docs/ReleaseNotes.rst | 10 +- .../checks/bugprone-suspicious-include.rst | 33 - .../checks/fuchsia-restrict-system-includes.rst | 32 - clang-tools-extra/docs/clang-tidy/checks/list.rst | 2 +- .../portability-restrict-system-includes.rst | 51 + .../test/clang-tidy/checkers/Inputs/Headers/a | 0 .../test/clang-tidy/checkers/Inputs/Headers/a.cpp | 0 .../test/clang-tidy/checkers/Inputs/Headers/a.hpp | 0 .../test/clang-tidy/checkers/Inputs/Headers/c.c | 0 .../test/clang-tidy/checkers/Inputs/Headers/c.cc | 0 .../test/clang-tidy/checkers/Inputs/Headers/c.cxx | 0 .../test/clang-tidy/checkers/Inputs/Headers/i.cpp | 0 .../a.h | 0 .../system/cstdarg.h | 0 .../system/cstdlib.h | 0 .../system/j.h | 0 .../system/r.h | 0 .../system/s.h | 0 .../system/t.h | 0 .../system/transitive.h | 0 .../transitive2.h | 0 .../checkers/bugprone-suspicious-include.cpp | 27 - .../fuchsia-restrict-system-includes-all.cpp | 10 - .../fuchsia-restrict-system-includes-glob.cpp | 9 - .../checkers/fuchsia-restrict-system-includes.cpp | 25 - .../portability-restrict-system-includes-allow.cpp | 9 + ...rtability-restrict-system-includes-disallow.cpp | 10 + .../portability-restrict-system-includes-glob.cpp | 10 + ...bility-restrict-system-includes-transitive.cpp} | 10 +- clang/docs/ClangCommandLineReference.rst | 810 ++++++++----- clang/include/clang/AST/ASTImporter.h | 5 + clang/include/clang/AST/Expr.h | 22 +- clang/include/clang/AST/ExprCXX.h | 12 +- clang/include/clang/AST/Stmt.h | 15 + clang/include/clang/AST/TextNodeDumper.h | 1 + clang/include/clang/Basic/Attr.td | 6 +- clang/include/clang/Basic/AttrDocs.td | 10 +- clang/include/clang/Basic/BuiltinsARM.def | 2 + clang/include/clang/Basic/CMakeLists.txt | 13 + clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Basic/Diagnostic.h | 24 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 10 +- clang/include/clang/Basic/arm_cde.td | 45 + clang/include/clang/Basic/arm_mve_defs.td | 8 + clang/include/clang/Driver/CC1Options.td | 2 - clang/include/clang/Sema/Sema.h | 50 +- clang/include/clang/Sema/Template.h | 10 + clang/include/clang/Serialization/ASTBitCodes.h | 3 + .../clang/Serialization/InMemoryModuleCache.h | 42 +- .../StaticAnalyzer/Core/BugReporter/BugReporter.h | 5 +- .../Core/PathSensitive/CheckerContext.h | 14 +- clang/lib/AST/ASTImporter.cpp | 17 +- clang/lib/AST/Decl.cpp | 6 +- clang/lib/AST/JSONNodeDumper.cpp | 11 +- clang/lib/AST/TextNodeDumper.cpp | 19 +- clang/lib/Analysis/UninitializedValues.cpp | 30 +- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGBlocks.cpp | 6 +- clang/lib/CodeGen/CGBuiltin.cpp | 17 +- clang/lib/CodeGen/CGDebugInfo.cpp | 3 +- clang/lib/CodeGen/CGExpr.cpp | 8 + clang/lib/CodeGen/CGExprAgg.cpp | 14 + clang/lib/CodeGen/CGExprScalar.cpp | 5 + clang/lib/CodeGen/CGObjCMac.cpp | 3 +- clang/lib/CodeGen/CodeGenFunction.h | 3 + clang/lib/Frontend/CompilerInvocation.cpp | 4 +- clang/lib/Headers/CMakeLists.txt | 2 + clang/lib/Parse/ParseExpr.cpp | 3 +- clang/lib/Sema/JumpDiagnostics.cpp | 25 +- clang/lib/Sema/SemaChecking.cpp | 61 + clang/lib/Sema/SemaDeclAttr.cpp | 51 +- clang/lib/Sema/SemaDeclCXX.cpp | 11 +- clang/lib/Sema/SemaExpr.cpp | 31 +- clang/lib/Sema/SemaExprCXX.cpp | 5 +- clang/lib/Sema/SemaOpenMP.cpp | 2 +- clang/lib/Sema/SemaTemplate.cpp | 42 + clang/lib/Sema/SemaTemplateInstantiate.cpp | 4 + clang/lib/Sema/TreeTransform.h | 30 +- clang/lib/Serialization/ASTReader.cpp | 2 +- clang/lib/Serialization/ASTReaderDecl.cpp | 67 +- clang/lib/Serialization/ASTReaderStmt.cpp | 16 +- clang/lib/Serialization/ASTWriter.cpp | 2 +- clang/lib/Serialization/ASTWriterStmt.cpp | 13 +- clang/lib/Serialization/InMemoryModuleCache.cpp | 29 +- clang/lib/Serialization/ModuleManager.cpp | 11 +- .../Checkers/CXXSelfAssignmentChecker.cpp | 4 +- .../Checkers/FuchsiaHandleChecker.cpp | 4 +- clang/lib/StaticAnalyzer/Checkers/MIGChecker.cpp | 19 +- .../StaticAnalyzer/Checkers/ReturnValueChecker.cpp | 2 +- .../Checkers/cert/PutenvWithAutoChecker.cpp | 2 + clang/lib/StaticAnalyzer/Core/AnalyzerOptions.cpp | 6 +- clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 2 +- clang/test/AST/ast-dump-objc-arc-json.m | 36 + clang/test/AST/ast-dump-stmt.m | 15 +- clang/test/Analysis/uninit-asm-goto.cpp | 53 +- clang/test/CodeGen/arm-cde-gpr.c | 16 + clang/test/CodeGen/debug-info-extern-call.c | 2 +- clang/test/CodeGen/fma-builtins-constrained.c | 16 +- .../CodeGenCXX/dbg-info-all-calls-described.cpp | 12 +- clang/test/CodeGenObjC/arc-ternary-op.m | 56 + clang/test/CodeGenObjC/arc.m | 37 + clang/test/CodeGenObjC/metadata-symbols-64.m | 2 +- clang/test/CodeGenObjC/os_log.m | 4 + clang/test/CodeGenObjC/strong-in-c-struct.m | 99 ++ clang/test/Headers/arm-cde-header.c | 8 + .../test/Import/objc-arc/Inputs/cleanup-objects.m | 10 + clang/test/Import/objc-arc/test-cleanup-object.m | 10 + ...pragma-attribute-supported-attributes-list.test | 2 +- .../A.h | 0 .../B.h | 0 .../Modules/Inputs/implicit-invalidate-chain/C.h | 2 + .../module.modulemap | 0 clang/test/Modules/implicit-invalidate-chain.c | 67 ++ clang/test/OpenMP/ordered_doacross_codegen.cpp | 58 + clang/test/PCH/cxx2a-constraints.cpp | 37 + clang/test/PCH/non-trivial-c-compound-literal.m | 29 + clang/test/Sema/arm-cde-immediates.c | 40 + clang/test/Sema/arm-mve-alias-attribute.c | 32 +- .../test/SemaCXX/cxx0x-cursory-default-delete.cpp | 12 + clang/test/SemaObjC/strong-in-c-struct.m | 18 + clang/test/SemaTemplate/dependent-expr.cpp | 69 +- .../SemaTemplate/instantiate-requires-expr.cpp | 13 + .../tools/clang-import-test/clang-import-test.cpp | 5 + clang/unittests/Frontend/FrontendActionTest.cpp | 6 +- .../Serialization/InMemoryModuleCacheTest.cpp | 38 +- clang/utils/TableGen/MveEmitter.cpp | 704 ++++++++---- clang/utils/TableGen/TableGen.cpp | 30 + clang/utils/TableGen/TableGenBackends.h | 6 + compiler-rt/include/sanitizer/tsan_interface.h | 20 +- .../sanitizer_common/sanitizer_linux_libcdep.cpp | 4 + libcxx/include/__functional_03 | 15 +- libcxx/include/functional | 9 +- .../func.wrap/depr_in_cxx03.fail.cpp | 29 + libcxxabi/src/cxa_guard_impl.h | 2 +- libunwind/src/AddressSpace.hpp | 60 +- libunwind/src/config.h | 3 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 1 + lld/ELF/LinkerScript.cpp | 4 +- lld/ELF/Options.td | 2 + lld/docs/ld.lld.1 | 2 + lld/test/ELF/unique-orphans.s | 26 + .../lldb/Target/RegisterContextUnwind.h} | 32 +- .../Utility => include/lldb/Target}/UnwindLLDB.h | 21 +- lldb/packages/Python/lldbsuite/test/decorators.py | 2 +- .../test/tools/lldb-vscode/lldbvscode_testcase.py | 8 +- lldb/source/Commands/CommandObjectDisassemble.cpp | 342 +++--- lldb/source/Commands/CommandObjectDisassemble.h | 9 + lldb/source/Commands/CommandObjectReproducer.cpp | 12 +- lldb/source/Plugins/Process/Utility/CMakeLists.txt | 2 - lldb/source/Target/CMakeLists.txt | 2 + .../RegisterContextUnwind.cpp} | 114 +- lldb/source/Target/Thread.cpp | 3 +- .../Process/Utility => Target}/UnwindLLDB.cpp | 17 +- .../basic_entry_values_x86_64/Makefile | 2 +- lldb/test/Shell/Commands/command-disassemble.s | 2 +- lldb/test/Shell/Reproducer/TestDump.test | 8 + llvm/include/llvm/CodeGen/CommandFlags.inc | 2 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 51 +- llvm/include/llvm/CodeGen/Passes.h | 2 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 9 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 4 +- llvm/include/llvm/IR/IntrinsicsARM.td | 7 + .../{Transforms/Utils => IR}/KnowledgeRetention.h | 0 llvm/include/llvm/IR/PatternMatch.h | 27 + llvm/include/llvm/Target/TargetMachine.h | 7 + llvm/include/llvm/Target/TargetOptions.h | 16 +- llvm/include/llvm/Transforms/Utils/BuildLibCalls.h | 31 - .../llvm/Transforms/Utils/SimplifyLibCalls.h | 4 - llvm/include/llvm/module.modulemap | 1 + llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 15 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 + llvm/lib/CodeGen/CodeGen.cpp | 1 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 31 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 16 - llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MIRVRegNamerUtils.cpp | 2 +- llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 3 +- llvm/lib/CodeGen/SjLjEHPrepare.cpp | 33 +- llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 + llvm/lib/CodeGen/TargetPassConfig.cpp | 2 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 2 +- .../RuntimeDyld/RuntimeDyldCOFF.cpp | 36 + .../ExecutionEngine/RuntimeDyld/RuntimeDyldCOFF.h | 17 +- .../RuntimeDyld/RuntimeDyldChecker.cpp | 16 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h | 10 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFAArch64.h | 31 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFI386.h | 35 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFThumb.h | 47 +- .../RuntimeDyld/Targets/RuntimeDyldCOFFX86_64.h | 31 +- llvm/lib/IR/CMakeLists.txt | 1 + .../Utils => IR}/KnowledgeRetention.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/Support/APFloat.cpp | 62 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 18 + llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 + llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 12 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 18 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 32 +- llvm/lib/Target/AMDGPU/SISchedule.td | 3 + llvm/lib/Target/AMDGPU/VOP1Instructions.td | 4 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 28 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 16 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 1 + llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 107 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 + llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 23 +- llvm/lib/Target/SystemZ/SystemZInstrFormats.td | 51 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 115 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 10 + llvm/lib/Target/SystemZ/SystemZInstrInfo.td | 8 +- llvm/lib/Target/VE/VETargetMachine.h | 2 + llvm/lib/Target/X86/X86ISelLowering.cpp | 166 ++- llvm/lib/Target/X86/X86InstrAVX512.td | 6 - llvm/lib/Target/X86/X86InstrSSE.td | 4 - llvm/lib/Target/X86/X86TargetMachine.cpp | 3 + llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 23 + .../Transforms/InstCombine/InstCombineAddSub.cpp | 22 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 4 - .../Transforms/InstCombine/InstCombineSelect.cpp | 6 +- .../InstCombine/InstCombineVectorOps.cpp | 13 + .../InstCombine/InstructionCombining.cpp | 30 + llvm/lib/Transforms/Scalar/DivRemPairs.cpp | 2 + llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 15 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 124 -- llvm/lib/Transforms/Utils/CMakeLists.txt | 1 - llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 81 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 56 +- llvm/test/Analysis/CostModel/X86/fmaxnum.ll | 121 ++ llvm/test/Analysis/CostModel/X86/fminnum.ll | 121 ++ llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll | 101 ++ .../artifact-combiner-unmerge-values.mir | 38 +- llvm/test/CodeGen/AMDGPU/GlobalISel/bswap.ll | 51 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 36 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 71 ++ .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 51 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 15 + .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 20 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 60 +- .../AMDGPU/GlobalISel/legalize-fcopysign.mir | 21 +- .../AMDGPU/GlobalISel/legalize-implicit-def.mir | 41 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 1201 ++------------------ .../AMDGPU/GlobalISel/legalize-load-flat.mir | 635 +---------- .../AMDGPU/GlobalISel/legalize-load-global.mir | 812 ++----------- .../AMDGPU/GlobalISel/legalize-load-local.mir | 908 ++------------- .../AMDGPU/GlobalISel/legalize-load-private.mir | 904 ++------------- .../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 51 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 66 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 18 + .../AMDGPU/GlobalISel/legalize-store-global.mir | 116 +- .../CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir | 283 ++++- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 51 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 21 + .../AMDGPU/GlobalISel/llvm.amdgcn.s.buffer.load.ll | 600 +++++++--- .../llvm.amdgcn.struct.buffer.load.format.f16.ll | 37 + .../llvm.amdgcn.struct.buffer.load.format.ll | 22 + .../llvm.amdgcn.struct.buffer.store.format.f16.ll | 36 + .../llvm.amdgcn.struct.buffer.store.format.f32.ll | 21 + .../regbankselect-amdgcn.s.buffer.load.ll | 120 +- llvm/test/CodeGen/AMDGPU/GlobalISel/trunc.ll | 68 ++ .../CodeGen/AMDGPU/fcanonicalize-elimination.ll | 4 +- .../CodeGen/AMDGPU/indirect-addressing-term.ll | 8 +- .../CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.f16.ll | 7 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll | 9 +- .../llvm.amdgcn.struct.buffer.load.format.d16.ll | 10 + .../llvm.amdgcn.struct.buffer.load.format.ll | 11 + .../llvm.amdgcn.struct.buffer.store.format.d16.ll | 11 + .../llvm.amdgcn.struct.buffer.store.format.ll | 10 + llvm/test/CodeGen/ARM/build-attributes-fn-attr4.ll | 2 +- llvm/test/CodeGen/ARM/build-attributes-fn-attr5.ll | 2 +- llvm/test/CodeGen/ARM/build-attributes-fn-attr6.ll | 6 +- llvm/test/CodeGen/ARM/clang-section.ll | 8 +- llvm/test/CodeGen/ARM/fp16-fullfp16.ll | 8 +- llvm/test/CodeGen/ARM/fp16-promote.ll | 8 +- llvm/test/CodeGen/ARM/fp16-vminmaxnm-safe.ll | 409 +++++-- llvm/test/CodeGen/ARM/lower-vmax.ll | 25 + .../test/CodeGen/ARM/softfp-constant-comparison.ll | 2 +- llvm/test/CodeGen/ARM/vminmax.ll | 8 +- .../MIR/AArch64/mir-canon-constant-pool-hash.mir | 20 + .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 + .../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +- llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 2 +- llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 6 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 96 +- llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll | 60 +- llvm/test/CodeGen/SystemZ/cond-move-10.ll | 100 ++ llvm/test/CodeGen/SystemZ/int-cmp-56.mir | 323 ++++++ .../Thumb2/LowOverheadLoops/invariant-qreg.mir | 473 ++++++++ .../LowOverheadLoops/predicated-invariant.mir | 156 +++ .../Thumb2/LowOverheadLoops/unpredicated-max.mir | 150 +++ llvm/test/CodeGen/VE/sjlj_except.ll | 32 + llvm/test/CodeGen/X86/avg.ll | 15 +- llvm/test/CodeGen/X86/avx512-insert-extract.ll | 7 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 40 +- .../CodeGen/X86/broadcast-elm-cross-splat-vec.ll | 14 +- llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/fmaxnum.ll | 340 ++++-- llvm/test/CodeGen/X86/fminnum.ll | 340 ++++-- llvm/test/CodeGen/X86/insertelement-shuffle.ll | 5 +- llvm/test/CodeGen/X86/load-partial.ll | 16 +- llvm/test/CodeGen/X86/madd.ll | 15 +- llvm/test/CodeGen/X86/masked_store_trunc.ll | 9 +- llvm/test/CodeGen/X86/memcmp.ll | 132 ++- llvm/test/CodeGen/X86/packss.ll | 43 +- llvm/test/CodeGen/X86/pr30562.ll | 12 +- llvm/test/CodeGen/X86/pr34592.ll | 49 +- llvm/test/CodeGen/X86/shrink_vmul.ll | 32 +- llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +- llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 22 +- llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 12 +- llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 24 +- llvm/test/CodeGen/X86/vector-mul.ll | 136 +-- llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 9 +- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 74 ++ llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 74 +- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 24 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 3 +- llvm/test/CodeGen/X86/vector-trunc-math.ll | 15 +- llvm/test/CodeGen/X86/vector-trunc.ll | 12 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +- .../dbgcall-site-instr-before-bundled-call.mir | 4 +- .../live-debug-values-bundled-entry-values.mir | 2 + llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 + llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +- .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 7 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +- .../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +- llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 ++ .../ExecutionEngine/RuntimeDyld/ARM/COFF_Thumb.s | 61 +- .../ExecutionEngine/RuntimeDyld/X86/COFF_i386.s | 43 +- .../ExecutionEngine/RuntimeDyld/X86/COFF_x86_64.s | 37 +- .../test/{Transforms/Util => IR}/assume-builder.ll | 0 llvm/test/Other/opt-O2-pipeline.ll | 1 + llvm/test/Other/opt-O3-pipeline.ll | 1 + llvm/test/Other/opt-Os-pipeline.ll | 1 + llvm/test/Transforms/InstCombine/X86/x86-avx512.ll | 24 +- llvm/test/Transforms/InstCombine/add4.ll | 159 +-- llvm/test/Transforms/InstCombine/cos-1.ll | 2 +- llvm/test/Transforms/InstCombine/fadd.ll | 24 +- llvm/test/Transforms/InstCombine/fast-math.ll | 2 +- llvm/test/Transforms/InstCombine/fdiv.ll | 6 +- llvm/test/Transforms/InstCombine/fmul.ll | 16 +- llvm/test/Transforms/InstCombine/fneg.ll | 12 +- llvm/test/Transforms/InstCombine/fpextend.ll | 2 +- llvm/test/Transforms/InstCombine/fsub.ll | 36 +- llvm/test/Transforms/InstCombine/getelementptr.ll | 18 +- llvm/test/Transforms/InstCombine/maximum.ll | 8 +- llvm/test/Transforms/InstCombine/maxnum.ll | 8 +- llvm/test/Transforms/InstCombine/mem-gep-zidx.ll | 4 +- llvm/test/Transforms/InstCombine/minimum.ll | 8 +- llvm/test/Transforms/InstCombine/minnum.ll | 8 +- .../Transforms/InstCombine/operand-complexity.ll | 6 +- .../Transforms/InstCombine/unlocked-stdio-mingw.ll | 23 - llvm/test/Transforms/InstCombine/unlocked-stdio.ll | 224 ---- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 2 +- .../AArch64/accelerate-vector-functions.ll | 182 +++ llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 341 ++++++ llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 341 ++++++ .../Transforms/SimplifyCFG/callbr-destinations.ll | 28 + llvm/test/tools/llvm-locstats/locstats.ll | 6 +- llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +- llvm/tools/llvm-dwarfdump/llvm-dwarfdump.cpp | 12 +- llvm/unittests/ADT/APFloatTest.cpp | 118 ++ llvm/unittests/Analysis/ProfileSummaryInfoTest.cpp | 34 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 36 + llvm/unittests/IR/CMakeLists.txt | 1 + .../Utils => IR}/KnowledgeRetentionTest.cpp | 2 +- llvm/unittests/Target/ARM/MachineInstrTest.cpp | 4 + llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 - .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 - .../clang-tools-extra/clang-tidy/fuchsia/BUILD.gn | 1 - .../clang-tidy/portability/BUILD.gn | 1 + .../secondary/clang/include/clang/Basic/BUILD.gn | 22 +- llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 10 +- llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 2 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 1 + .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 - llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 + .../llvm/unittests/Transforms/Utils/BUILD.gn | 1 - mlir/docs/Dialects/Affine.md | 3 +- mlir/docs/ShapeInference.md | 2 +- mlir/docs/Tutorials/Toy/Ch-4.md | 2 +- mlir/examples/toy/Ch2/CMakeLists.txt | 1 + mlir/examples/toy/Ch2/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch3/CMakeLists.txt | 1 + mlir/examples/toy/Ch3/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch4/CMakeLists.txt | 3 +- mlir/examples/toy/Ch4/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch4/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch5/CMakeLists.txt | 3 +- mlir/examples/toy/Ch5/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch5/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch6/CMakeLists.txt | 3 +- mlir/examples/toy/Ch6/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch6/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch7/CMakeLists.txt | 3 +- mlir/examples/toy/Ch7/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch7/include/toy/Ops.td | 2 +- mlir/include/mlir/CMakeLists.txt | 2 +- .../GPUToVulkan/ConvertGPUToVulkanPass.h | 5 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 1 + mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.h | 1 + mlir/include/mlir/Dialect/GPU/GPUDialect.h | 1 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 16 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 3 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 2 + mlir/include/mlir/Dialect/LLVMIR/ROCDLDialect.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 1 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 4 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 1 + mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 1 + .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 4 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h | 3 +- .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/Shape.h | 1 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 5 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 6 +- mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 1 + mlir/include/mlir/ExecutionEngine/RunnerUtils.h | 2 + mlir/include/mlir/IR/AffineMap.h | 8 +- mlir/include/mlir/IR/CMakeLists.txt | 5 - mlir/include/mlir/IR/Function.h | 2 +- mlir/include/mlir/IR/OpDefinition.h | 212 ---- mlir/include/mlir/InitAllPasses.h | 3 +- .../mlir/{Analysis => Interfaces}/CMakeLists.txt | 9 +- .../mlir/{Analysis => Interfaces}/CallInterfaces.h | 8 +- .../{Analysis => Interfaces}/CallInterfaces.td | 8 +- .../ControlFlowInterfaces.h | 8 +- .../ControlFlowInterfaces.td | 6 +- .../InferTypeOpInterface.h | 8 +- .../InferTypeOpInterface.td | 0 mlir/include/mlir/Interfaces/SideEffects.h | 230 ++++ .../include/mlir/{IR => Interfaces}/SideEffects.td | 6 +- mlir/include/mlir/Pass/Pass.h | 21 +- mlir/include/mlir/Pass/PassOptions.h | 60 +- mlir/lib/Analysis/CMakeLists.txt | 31 +- mlir/lib/Analysis/CallGraph.cpp | 8 +- mlir/lib/CMakeLists.txt | 1 + .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 39 +- mlir/lib/Conversion/GPUToVulkan/CMakeLists.txt | 1 + .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 173 +++ .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 310 +++-- mlir/lib/Dialect/AffineOps/CMakeLists.txt | 1 + mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp | 6 +- mlir/lib/Dialect/FxpMathOps/CMakeLists.txt | 1 + mlir/lib/Dialect/GPU/CMakeLists.txt | 1 + mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 8 + .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 29 + mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 7 +- mlir/lib/Dialect/Linalg/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 10 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 46 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 2 +- mlir/lib/Dialect/LoopOps/CMakeLists.txt | 1 + .../LoopOps/Transforms/ParallelLoopFusion.cpp | 7 - mlir/lib/Dialect/QuantOps/CMakeLists.txt | 1 + mlir/lib/Dialect/SPIRV/CMakeLists.txt | 3 +- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 2 +- mlir/lib/Dialect/Shape/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/CMakeLists.txt | 6 +- mlir/lib/Dialect/VectorOps/CMakeLists.txt | 1 + mlir/lib/ExecutionEngine/RunnerUtils.cpp | 29 +- mlir/lib/IR/AffineMap.cpp | 13 +- mlir/lib/IR/CMakeLists.txt | 3 +- mlir/lib/IR/MLIRContext.cpp | 5 + mlir/lib/IR/Operation.cpp | 11 - mlir/lib/Interfaces/CMakeLists.txt | 62 + mlir/lib/Interfaces/CallInterfaces.cpp | 17 + .../ControlFlowInterfaces.cpp | 6 +- .../InferTypeOpInterface.cpp | 4 +- mlir/lib/Interfaces/SideEffects.cpp | 27 + mlir/lib/Parser/Parser.cpp | 15 +- mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 1 + mlir/lib/Transforms/Utils/RegionUtils.cpp | 2 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 67 +- .../lower-gpu-launch-vulkan-launch.mlir | 32 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 203 ++++ mlir/test/Dialect/GPU/invalid.mlir | 8 + mlir/test/Dialect/Linalg/invalid.mlir | 19 +- mlir/test/Dialect/Linalg/loops.mlir | 8 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 2 +- mlir/test/EDSC/builder-api-test.cpp | 38 + mlir/test/lib/IR/CMakeLists.txt | 1 + mlir/test/lib/TestDialect/CMakeLists.txt | 5 +- mlir/test/lib/TestDialect/TestDialect.h | 7 +- mlir/test/lib/TestDialect/TestOps.td | 8 +- mlir/test/mlir-cuda-runner/all-reduce-and.mlir | 60 + mlir/test/mlir-cuda-runner/all-reduce-max.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-min.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-or.mlir | 58 + mlir/test/mlir-cuda-runner/all-reduce-xor.mlir | 58 + mlir/test/mlir-tblgen/op-side-effects.td | 2 +- mlir/test/mlir-vulkan-runner/addf.mlir | 8 +- mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 2 +- .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 3 +- .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 127 ++- 549 files changed, 12479 insertions(+), 8725 deletions(-) delete mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.cpp delete mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.h rename clang-tools-extra/clang-tidy/{fuchsia => portability}/RestrictSystemInclude [...] rename clang-tools-extra/clang-tidy/{fuchsia => portability}/RestrictSystemInclude [...] delete mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-suspicious-in [...] delete mode 100644 clang-tools-extra/docs/clang-tidy/checks/fuchsia-restrict-syste [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/portability-restrict-s [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/a delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/a.cpp delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/a.hpp delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/c.c delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/c.cc delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/c.cxx delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/Headers/i.cpp rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-suspicious- [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...] rename clang-tools-extra/test/clang-tidy/checkers/{fuchsia-restrict-system-include [...] create mode 100644 clang/include/clang/Basic/arm_cde.td create mode 100644 clang/test/AST/ast-dump-objc-arc-json.m create mode 100644 clang/test/CodeGen/arm-cde-gpr.c create mode 100644 clang/test/Headers/arm-cde-header.c create mode 100644 clang/test/Import/objc-arc/Inputs/cleanup-objects.m create mode 100644 clang/test/Import/objc-arc/test-cleanup-object.m copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/A.h (100%) copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/B.h (100%) create mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/C.h copy clang/test/Modules/Inputs/{relative-import-path => implicit-invalidate-chain} [...] create mode 100644 clang/test/Modules/implicit-invalidate-chain.c create mode 100644 clang/test/PCH/cxx2a-constraints.cpp create mode 100644 clang/test/PCH/non-trivial-c-compound-literal.m create mode 100644 clang/test/Sema/arm-cde-immediates.c create mode 100644 libcxx/test/libcxx/utilities/function.objects/func.wrap/depr_in [...] create mode 100644 lld/test/ELF/unique-orphans.s rename lldb/{source/Plugins/Process/Utility/RegisterContextLLDB.h => include/lldb/ [...] rename lldb/{source/Plugins/Process/Utility => include/lldb/Target}/UnwindLLDB.h (90%) rename lldb/source/{Plugins/Process/Utility/RegisterContextLLDB.cpp => Target/Regi [...] rename lldb/source/{Plugins/Process/Utility => Target}/UnwindLLDB.cpp (97%) rename llvm/include/llvm/{Transforms/Utils => IR}/KnowledgeRetention.h (100%) rename llvm/lib/{Transforms/Utils => IR}/KnowledgeRetention.cpp (99%) create mode 100644 llvm/test/Analysis/CostModel/X86/fmaxnum.ll create mode 100644 llvm/test/Analysis/CostModel/X86/fminnum.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll create mode 100644 llvm/test/CodeGen/ARM/lower-vmax.ll create mode 100644 llvm/test/CodeGen/MIR/AArch64/mir-canon-constant-pool-hash.mir create mode 100644 llvm/test/CodeGen/SystemZ/cond-move-10.ll create mode 100644 llvm/test/CodeGen/SystemZ/int-cmp-56.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/invariant-qreg.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/predicated-invariant.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/unpredicated-max.mir create mode 100644 llvm/test/CodeGen/VE/sjlj_except.ll create mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll rename llvm/test/{Transforms/Util => IR}/assume-builder.ll (100%) delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio-mingw.ll delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-fu [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/callbr-destinations.ll rename llvm/unittests/{Transforms/Utils => IR}/KnowledgeRetentionTest.cpp (99%) rename mlir/include/mlir/{Analysis => Interfaces}/CMakeLists.txt (63%) rename mlir/include/mlir/{Analysis => Interfaces}/CallInterfaces.h (84%) rename mlir/include/mlir/{Analysis => Interfaces}/CallInterfaces.td (94%) rename mlir/include/mlir/{Analysis => Interfaces}/ControlFlowInterfaces.h (88%) rename mlir/include/mlir/{Analysis => Interfaces}/ControlFlowInterfaces.td (95%) rename mlir/include/mlir/{Analysis => Interfaces}/InferTypeOpInterface.h (95%) rename mlir/include/mlir/{Analysis => Interfaces}/InferTypeOpInterface.td (100%) create mode 100644 mlir/include/mlir/Interfaces/SideEffects.h rename mlir/include/mlir/{IR => Interfaces}/SideEffects.td (98%) create mode 100644 mlir/lib/Conversion/GPUToVulkan/ConvertGPULaunchFuncToVulkanLau [...] create mode 100644 mlir/lib/Interfaces/CMakeLists.txt create mode 100644 mlir/lib/Interfaces/CallInterfaces.cpp rename mlir/lib/{Analysis => Interfaces}/ControlFlowInterfaces.cpp (95%) rename mlir/lib/{Analysis => Interfaces}/InferTypeOpInterface.cpp (95%) create mode 100644 mlir/lib/Interfaces/SideEffects.cpp create mode 100644 mlir/test/Conversion/GPUToVulkan/lower-gpu-launch-vulkan-launch.mlir create mode 100644 mlir/test/Dialect/GPU/all-reduce-max.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-and.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-max.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-min.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-or.mlir create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-xor.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (7c18c2f709e -> 4e41127f04d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project. from 7c18c2f709e [Concepts] Add null check for TemplateTypeParmType::getDecl [...] adds 52cebc452d1 [Concepts] Add FoundDecl to ConceptSpecializationExpr seria [...] adds 4e41127f04d [Concepts] Add constraints checks to isSameEntity No new revisions were added by this update. Summary of changes: clang/lib/Serialization/ASTReaderDecl.cpp | 67 ++++++++++++++++++++++++++++--- clang/lib/Serialization/ASTReaderStmt.cpp | 1 + clang/lib/Serialization/ASTWriterStmt.cpp | 1 + clang/test/PCH/cxx2a-constraints.cpp | 37 +++++++++++++++++ 4 files changed, 100 insertions(+), 6 deletions(-) create mode 100644 clang/test/PCH/cxx2a-constraints.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (e9a28f0df -> 3d6ec5e2c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards e9a28f0df 0: update: llvm-linux: all new 3d6ec5e2c 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e9a28f0df) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 193 +- 02-build_llvm/console.log | 12624 ++++++++++++++--------------- 03-build_linux/console.log | 3578 ++++----- 04-boot_linux/console.log | 6 +- 05-check_regression/console.log | 14 +- 06-update_baseline/console.log | 12 +- console.log | 16427 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 8 files changed, 16441 insertions(+), 16423 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (8ae449120 -> 81c643cb3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards 8ae449120 0: update: llvm-linux: boot new 81c643cb3 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (8ae449120) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-build_llvm/console.log | 12723 +++++++++++++++++------------------ 03-build_linux/console.log | 764 +-- 04-boot_linux/console.log | 4 +- 05-check_regression/console.log | 14 +- 06-update_baseline/console.log | 34 + console.log | 13607 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- regressions.txt | 1 + 9 files changed, 13660 insertions(+), 13569 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (30bb5572ce7a -> f35111a94654)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/linux. from 30bb5572ce7a Merge tag 'ktest-v5.6' of git://git.kernel.org/pub/scm/lin [...] adds dbb92f88648d workqueue: Document (some) memory-ordering properties of { [...] adds aa202f1f5696 workqueue: don't use wq_select_unbound_cpu() for bound works adds 2c1aca4bd3fe Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds db8dd9697238 cgroup-v1: cgroup_pidlist_next should update position index adds 2d4ecb030dcc cgroup: cgroup_procs_next should increase position index adds 9c974c772464 cgroup: Iterate tasks that did not finish do_exit() adds 190ecb190a9c cgroup: fix psi_show() crash on 32bit ino archs adds 2e5383d7904e cgroup1: don't call release_agent when it is "" adds e94148454103 Merge branch 'for-5.6-fixes' of git://git.kernel.org/pub/s [...] adds d568bbd2f872 auxdisplay: Fix Kconfig indentation adds e8897e4fe8f2 auxdisplay: img-ascii-lcd: convert to devm_platform_iorema [...] adds 2f920c0f0e29 auxdisplay: charlcd: replace zero-length array with flexib [...] adds 2a48b3793157 Merge tag 'auxdisplay-for-linus-v5.6-rc6' of git://github. [...] adds 11a4a8f73b3c clang-format: Update with the latest for_each macro list adds f35111a94654 Merge tag 'clang-format-for-linus-v5.6-rc6' of git://githu [...] No new revisions were added by this update. Summary of changes: .clang-format | 25 ++++++++++++++++++++---- drivers/auxdisplay/Kconfig | 16 ++++++++-------- drivers/auxdisplay/charlcd.c | 2 +- drivers/auxdisplay/img-ascii-lcd.c | 4 +--- include/linux/cgroup.h | 1 + include/linux/workqueue.h | 16 ++++++++++++++++ kernel/cgroup/cgroup-v1.c | 3 ++- kernel/cgroup/cgroup.c | 39 +++++++++++++++++++++++++------------- kernel/workqueue.c | 14 ++++++++------ 9 files changed, 84 insertions(+), 36 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020