Tcwg-commits May 2020

tcwg-commits@lists.linaro.org

6 participants
13142 discussions

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (051143e1602d -> 444565650a5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/linux. from 051143e1602d Merge tag 'apparmor-pr-2020-05-21' of git://git.kernel.org [...] adds 40bb0e904212 Revert "powerpc/32s: reorder Linux PTE bits to better matc [...] adds 8659a0e0efdd powerpc/64s: Disable STRICT_KERNEL_RWX adds c8347bbf19f2 Merge tag 'powerpc-5.7-5' of git://git.kernel.org/pub/scm/ [...] adds e7513c5786f8 ALSA: pcm: fix incorrect hw_base increase adds d9e8fe0cffbf ALSA: hda/realtek - Fix silent output on Gigabyte X570 Aor [...] adds b0cb099062b0 ALSA: iec1712: Initialize STDSP24 properly when using the [...] adds 259eb8247531 ALSA: hda/realtek - Add more fixup entries for Clevo machines adds f5ca7a716102 Merge tag 'sound-5.7-rc7' of git://git.kernel.org/pub/scm/ [...] adds 1cf6022bd916 arm64: Fix PTRACE_SYSEMU semantics adds 8cfb347ad0cf arm64: Add get_user() type annotation on the !access_ok() path adds 4286d192c803 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...] adds 8fa3cdff05f0 riscv: Fix print_vm_layout build error if NOMMU adds 8356c379cfba RISC-V: gp_in_global needs register keyword adds b09ca17a2a08 Merge tag 'riscv-for-linus-5.7-rc7' of git://git.kernel.or [...] adds e27483259021 null_blk: return error for invalid zone size adds 1592cd15eec6 null_blk: don't allow discard for zoned mode adds db9f384785b1 Merge tag 'block-5.7-2020-05-22' of git://git.kernel.dk/li [...] adds 583863ed9181 io_uring: initialize ctx->sqo_wait earlier adds 650b548129b6 io_uring: don't prepare DRAIN reqs twice adds bd2ab18a1d62 io_uring: fix FORCE_ASYNC req preparation adds 948a7749454b io_uring: remove dead check in io_splice() adds e3aabf9554fd io_uring: cancel work if task_work_add() fails adds 4f4eeba87cc7 io_uring: don't use kiocb.private to store buf_index adds b532576ed39e io_uring: don't add non-IO requests to iopoll pending list adds d4ae271dfaae io_uring: reset -EBUSY error when io sq thread is waken up adds 444565650a5f Merge tag 'io_uring-5.7-2020-05-22' of git://git.kernel.dk [...] No new revisions were added by this update. Summary of changes: arch/arm64/include/asm/uaccess.h | 2 +- arch/arm64/kernel/ptrace.c | 7 ++-- arch/powerpc/Kconfig | 2 +- arch/powerpc/include/asm/book3s/32/hash.h | 8 ++--- arch/powerpc/kernel/head_32.S | 9 +++-- arch/powerpc/mm/book3s32/hash_low.S | 14 ++++---- arch/riscv/kernel/process.c | 2 +- arch/riscv/mm/init.c | 2 +- drivers/block/null_blk_main.c | 7 ++++ drivers/block/null_blk_zoned.c | 4 +++ fs/io_uring.c | 60 +++++++++++++++++-------------- sound/core/pcm_lib.c | 1 + sound/pci/hda/patch_realtek.c | 4 +++ sound/pci/ice1712/ice1712.c | 3 +- 14 files changed, 78 insertions(+), 47 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (c7e5454acec -> c693b9c321d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from c7e5454acec [gn build] Port 2e40cf06df0 adds 8a6333ef380 [lldb/REPL] Fix unhandled switch case adds 403810557be [InstCombine] Sink pure instructions down to return and unr [...] adds cd921accf91 [NFC] InstCombineNegator: use auto where type is obvious fr [...] adds bca378f68a7 [lldb][NFC] Overload raw_ostream operator << for ConstString adds 5f88f39ab81 [lldb] Enable C++14 when evaluating expressions in a C++14 frame adds 1041e8b8868 MILexer.h/cpp - remove unused includes. NFC. adds c9797cf98b7 Fix msvc "switch statement contains 'default' but no 'case' [...] adds b9def827b71 StatepointLowering.h - remove unused includes. NFC. adds 872ee78f65f Revert "[ARM] Improve codegen of volatile load/store of i64" adds e95ee300c05 [SYCL] Prohibit arithmetic operations for incompatible pointers adds 053b0634ea9 [lldb] Increase timeout in TestExitDuringExpression adds 4902ca6da49 [analyzer] SATestBuild.py: Refactor and add type annotations adds 7cebfa4e069 [analyzer] SATestUtils.py: Refactor and add type annotations adds 5a9aff12ff3 [analyzer] SATestUpdateDiffs.py: Refactor and add type annotations adds 475d1202837 [analyzer] SumTimerInfo.py: Partially modernize adds d1076d729aa [NFC][Test] Add test coverage for fsqrt on PowerPC adds 733505abf47 Replace dyn_cast<> with isa<> to fix unused variable warnin [...] adds bf897e6ea12 Remove superfluous semicolon to stop Wpedantic warning. NFCI. adds 933ebc4078b [AMDGPU][MC][GFX8+] Enabled clamp for v_mul_i32_i24_e64 and [...] adds 1386728fc2f [AVR] Remove unsigned <= 0 checks. NFCI. adds 5a8db275f8f Revert "[llvm][test] Add COM: directives before colon-less [...] adds 88c20fa3d2a InstCombine: Add constant folding/simplify for amdgcn.ldexp [...] adds 9301e3aaca5 [Target] Fix typos. NFC adds eddcce0814f [CMake] Fix typos. NFC adds 1a493b0fa55 [PowerPC] Add missing handling for half precision adds aede24ecaa0 [PowerPC] Treat 'Z' inline asm constraint as a true memory [...] adds 880df559f9d [SLP] fix test to have valid IR; NFC adds 99b94f29ac5 [analyzer] LoopUnrolling: fix crash when a parameter is a l [...] adds 21f7cf4057b [SLP] fix verification check for valid IR adds 0161874c046 [libc++] NFC: Inline array<T,N>::at methods inside the class adds d4c0a082a48 [TargetLowering] Move TargetLoweringBase::isJumpTableRelati [...] adds 4ed909bb5b5 TargetLowering.h - remove unnecessary includes. NFC. adds 13bf6039c9a Title: [LV] Handle Fold-Tail of loops with vectorizarion fa [...] adds 5a230a19ad0 [PhaseOrdering] regenerate test checks; NFC adds 66fe60220ca AMDGPU/GlobalISel: Fix masked control flow with fallthrough blocks adds 2419dce5d1c [NFC][AIX] Remove spaces after the comma for '.csect' directive adds 5451289abaf [SCEV] Constant fold MultExpr before applying depth limit. adds b603794061f [InstCombine] add tests for adds with common operand; NFC adds 2f7c24fe303 [InstCombine] (A + B) + B --> A + (B << 1) adds c479052a74b [CGP] Ensure address offset is representable as int64_t adds a5b2503a8ab [analyzer] SATestBuild.py: Fix hang when one of the tasks fails adds 22ed724975d [RISCV] Register null target streamer for RISC-V adds 6438ea45e05 [VectorCombine] position pass after SLP in the optimization [...] adds d89c98a020c [lldb/Test] Remove issue_verification subdirectory adds e4bb3e25e44 [clang-tidy] Expand the list of functions in bugprone-unuse [...] adds 7a325c14b46 [DSE,MSSA] Add additional multiblock tests. adds 429f0308995 Revert "[analyzer] Change the default output type to PD_TEX [...] adds a4b8ee64223 [libc++] Make MoveOnly constexpr-friendly adds 8cb75745412 Revert "[lldb] Enable C++14 when evaluating expressions in [...] adds 65cd2c7a801 Revert "[CodeGen] Add support for multiple memory operands [...] adds 861b5269337 [libc++] Fix broken tuple tests adds a28e9f12086 [PowerPC] Add support for vmsumudm adds 5a85582eb26 [lldb/Reproducers] Make the type tests work with reproducers adds a67b2faa7c4 [lldb/Test] Disable APITests.exe on Windows adds 485b9083fe6 [libc++] Mark __u64toa and __u32toa as noexcept adds 024098ae534 [VectorCombine] set preserve alias analysis adds 7510aede627 Handle eExpressionThreadVanished in error switch to handle [...] adds 62fb3fa6d9c [AMDGPU] Define 6 dword subregs adds 0231227e5d8 Reapply "[lit] GoogleTest framework should report failures [...] adds 220c17ffd4e Print a warning when stopped in a frame LLDB has no plugin for. adds 7e49dc6184e [MC] Change MCCFIInstruction::createDefCfa to cfiDefCfa whi [...] adds a8a048ac725 Restrict test for DW_AT_APPLE_optimized to Darwin adds aa5d2d22485 Traverse-ignore invisible CXXConstructExprs with default args adds 26ac5a34bae Fix ignoring traversal of intermediate parens adds 8d62eba1053 Add some explicit use of TK_AsIs adds 0840d725c4e [MC] Change MCCFIInstruction::createDefCfaOffset to cfiDefC [...] adds 3a1f0c6bd1e Fix mistake made while rebasing adds 64356b6d94e Add missing unit test adds 1b58cbad018 [AMDGPU] DWARF For Heterogeneous Debugging adds 8a9f09df428 [AMDGPU] DWARF Proposal For Heterogeneous Debugging adds c693b9c321d [MC] Fix double negation of DW_CFA_def_cfa_offset No new revisions were added by this update. Summary of changes: .../clang-reorder-fields/ReorderFieldsAction.cpp | 8 +- .../clang-tidy/bugprone/UnusedReturnValueCheck.cpp | 85 +- clang/include/clang/AST/Type.h | 31 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 - .../clang/StaticAnalyzer/Core/AnalyzerOptions.h | 2 +- clang/lib/AST/Expr.cpp | 15 +- clang/lib/Basic/Targets/PPC.h | 3 +- clang/lib/Sema/SemaCast.cpp | 8 +- clang/lib/Sema/SemaExpr.cpp | 9 +- .../Checkers/NumberObjectConversionChecker.cpp | 2 +- .../Checkers/PointerSortingChecker.cpp | 5 +- .../Checkers/WebKit/PtrTypesSemantics.cpp | 4 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 28 +- clang/lib/StaticAnalyzer/Core/LoopUnrolling.cpp | 10 + clang/lib/StaticAnalyzer/Core/PlistDiagnostics.cpp | 17 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 7 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 1 - clang/test/Analysis/loop-unrolling.cpp | 12 + clang/test/Analysis/output_types.cpp | 49 - clang/test/CodeGen/ppc64-inline-asm.c | 13 + clang/test/Sema/address_spaces.c | 4 + clang/test/SemaCXX/address-space-arithmetic.cpp | 6 + clang/unittests/AST/ASTTraverserTest.cpp | 105 ++ .../ASTMatchers/ASTMatchersTraversalTest.cpp | 87 ++ clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 2 +- clang/utils/analyzer/SATestAdd.py | 95 +- clang/utils/analyzer/SATestBuild.py | 1176 ++++++++-------- clang/utils/analyzer/SATestUpdateDiffs.py | 73 +- clang/utils/analyzer/SATestUtils.py | 54 +- clang/utils/analyzer/SumTimerInfo.py | 83 +- libcxx/include/array | 37 +- libcxx/include/charconv | 4 +- libcxx/src/charconv.cpp | 18 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- .../tuple/tuple.tuple/tuple.cnstr/UTypes.pass.cpp | 12 +- libcxx/test/support/MoveOnly.h | 18 +- lldb/include/lldb/Target/Process.h | 9 +- lldb/include/lldb/Utility/ConstString.h | 5 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 10 + lldb/source/Core/Section.cpp | 2 +- lldb/source/Expression/REPL.cpp | 5 + lldb/source/Interpreter/CommandInterpreter.cpp | 5 + lldb/source/Symbol/Function.cpp | 4 +- lldb/source/Target/Process.cpp | 35 +- lldb/source/Target/TargetProperties.td | 3 + lldb/source/Target/Thread.cpp | 5 +- .../thread/exit_during_expression/main.c | 2 +- lldb/test/API/issue_verification/README.txt | 5 - .../issue_verification/TestExpectedTimeout.py.park | 20 - lldb/test/API/issue_verification/TestFail.py.park | 15 - .../TestInvalidDecorator.py.park | 12 - .../API/issue_verification/TestRerunFail.py.park | 22 - .../TestRerunFileLevelTimeout.py.park | 33 - .../API/issue_verification/TestRerunInline.py.park | 13 - .../issue_verification/TestRerunTimeout.py.park | 24 - .../test/API/issue_verification/TestSignal.py.park | 25 - .../TestSignalOutsideTestMethod.py.park | 23 - .../API/issue_verification/TestTimeout.py.park | 19 - lldb/test/API/issue_verification/disable.py | 20 - lldb/test/API/issue_verification/enable.py | 20 - .../issue_verification/inline_rerun_inferior.cpp | 6 - lldb/test/API/issue_verification/rerun_base.py | 27 - lldb/test/API/types/AbstractBase.py | 77 +- lldb/test/Shell/Process/Inputs/true.c | 3 + lldb/test/Shell/Process/Optimization.test | 6 + lldb/test/Shell/Process/UnsupportedLanguage.test | 8 + lldb/unittests/CMakeLists.txt | 5 +- ...MDGPUDwarfProposalForHeterogeneousDebugging.rst | 16 +- llvm/include/llvm/CodeGen/TargetLowering.h | 11 +- llvm/include/llvm/IR/IntrinsicsPowerPC.td | 3 + llvm/include/llvm/MC/MCDwarf.h | 10 +- llvm/lib/Analysis/ConstantFolding.cpp | 11 + llvm/lib/Analysis/ScalarEvolution.cpp | 6 +- llvm/lib/CodeGen/CFIInstrInserter.cpp | 9 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 12 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 3 - llvm/lib/CodeGen/MIRParser/MILexer.h | 1 - llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineInstr.cpp | 137 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 5 - llvm/lib/CodeGen/SelectionDAG/StatepointLowering.h | 2 - llvm/lib/CodeGen/TargetLoweringBase.cpp | 5 + llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 47 +- llvm/lib/MC/MCDwarf.cpp | 2 +- llvm/lib/MC/MCSectionXCOFF.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 7 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 2 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 52 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 1 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARC/ARCFrameLowering.cpp | 2 +- .../Target/ARC/MCTargetDesc/ARCMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 - llvm/lib/Target/ARM/ARMFrameLowering.cpp | 18 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 82 -- llvm/lib/Target/ARM/ARMISelLowering.cpp | 62 +- llvm/lib/Target/ARM/ARMISelLowering.h | 8 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 22 - llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +- .../Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 24 +- llvm/lib/Target/AVR/AVRInstrInfo.td | 6 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 5 +- llvm/lib/Target/Mips/Mips16FrameLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 4 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 1 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 6 + llvm/lib/Target/PowerPC/PPCISelLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 4 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 7 + .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 9 +- .../RISCV/MCTargetDesc/RISCVTargetStreamer.cpp | 16 + .../RISCV/MCTargetDesc/RISCVTargetStreamer.h | 24 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 10 +- .../Sparc/MCTargetDesc/SparcMCTargetDesc.cpp | 4 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp | 2 +- llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 4 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 2 +- .../Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 4 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 19 +- .../XCore/MCTargetDesc/XCoreMCTargetDesc.cpp | 2 +- llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 2 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 6 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 8 + .../Transforms/InstCombine/InstCombineCalls.cpp | 47 + .../Transforms/InstCombine/InstCombineNegator.cpp | 4 +- .../InstCombine/InstructionCombining.cpp | 23 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 4 + .../ScalarEvolution/depth-limit-overrun.ll | 68 + llvm/test/Analysis/ScalarEvolution/limit-depth.ll | 14 + .../test/CodeGen/AArch64/merge-store-dependency.ll | 4 +- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +- .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 6 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 8 +- .../AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir | 21 + .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 130 +- llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/smrd.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/fp_to_uint.ll | 6 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 8 +- llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir | 4 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 12 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 2 +- .../AMDGPU/unhandled-loop-condition-assertion.ll | 2 +- .../CodeGen/ARM/big-endian-neon-fp16-bitconv.ll | 4 +- llvm/test/CodeGen/ARM/build-attributes.ll | 290 ++-- .../CodeGen/ARM/cortex-a57-misched-vldm-wrback.ll | 2 +- .../CodeGen/ARM/cortex-a57-misched-vstm-wrback.ll | 2 +- llvm/test/CodeGen/ARM/cortex-a57-misched-vstm.ll | 2 +- llvm/test/CodeGen/ARM/float-helpers.s | 36 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 183 --- llvm/test/CodeGen/ARM/select-imm.ll | 4 +- llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 22 +- llvm/test/CodeGen/Mips/cconv/arguments-float.ll | 50 +- .../Mips/cconv/arguments-hard-float-varargs.ll | 34 +- .../CodeGen/Mips/cconv/arguments-hard-float.ll | 32 +- llvm/test/CodeGen/Mips/cconv/arguments-varargs.ll | 236 ++-- llvm/test/CodeGen/Mips/cconv/arguments.ll | 38 +- llvm/test/CodeGen/Mips/cconv/return-hard-fp128.ll | 4 +- .../CodeGen/Mips/cconv/return-hard-struct-f128.ll | 8 +- llvm/test/CodeGen/Mips/countleading.ll | 8 +- llvm/test/CodeGen/Mips/divrem.ll | 22 +- .../test/CodeGen/Mips/dynamic-stack-realignment.ll | 12 +- llvm/test/CodeGen/Mips/inlineasm-operand-code.ll | 2 +- llvm/test/CodeGen/Mips/mips64muldiv.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-func-align.ll | 4 +- .../PowerPC/aix-lower-constant-pool-index.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 8 +- .../PowerPC/aix-readonly-with-relocation.ll | 4 +- .../PowerPC/aix-reference-func-addr-const.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-data.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-lower-comm.ll | 4 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-const.ll | 2 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-str.ll | 6 +- llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll | 2 +- .../CodeGen/PowerPC/handle-f16-storage-type.ll | 1081 +++++++++++++++ llvm/test/CodeGen/PowerPC/ppc64-crsave.mir | 9 +- llvm/test/CodeGen/PowerPC/recipest.ll | 1400 +++++++++++++++----- llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | 88 +- llvm/test/CodeGen/PowerPC/test_func_desc.ll | 18 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 146 +- llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-phireg.ll | 10 +- llvm/test/CodeGen/Thumb2/mve-vst3.ll | 2 +- .../Thumb2/umulo-128-legalisation-lowering.ll | 8 +- llvm/test/CodeGen/X86/avx-cast.ll | 2 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 26 +- .../CodeGen/X86/instr-sched-multiple-memops.mir | 144 -- llvm/test/CodeGen/X86/pr46004.ll | 21 + llvm/test/CodeGen/X86/splat-for-size.ll | 29 +- llvm/test/CodeGen/X86/sse-scalar-fp-arith.ll | 10 +- llvm/test/CodeGen/X86/store_op_load_fold2.ll | 7 +- llvm/test/CodeGen/X86/vec_shift6.ll | 25 +- llvm/test/CodeGen/X86/vector-compare-combines.ll | 4 +- llvm/test/CodeGen/X86/vector-narrow-binop.ll | 5 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 2 +- .../test/DebugInfo/X86/debug-info-static-member.ll | 12 +- llvm/test/FileCheck/dump-input-annotations.txt | 10 +- llvm/test/FileCheck/var-scope.txt | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_all.s | 6 + llvm/test/MC/AMDGPU/vop3.s | 12 + llvm/test/MC/AsmParser/expr-shr.s | 2 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 6 + llvm/test/MC/Disassembler/AMDGPU/vop2_vi.txt | 6 + .../MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt | 3 + llvm/test/MC/Mips/relocation-n64.s | 16 +- llvm/test/MC/Mips/relocation.s | 16 +- llvm/test/MC/PowerPC/ppc64-encoding-vmx.s | 3 + llvm/test/MC/RISCV/compressed-relocations.s | 8 +- llvm/test/MC/RISCV/relocations.s | 8 +- llvm/test/MC/RISCV/rv32b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 18 +- llvm/test/MC/RISCV/rvi-aliases-valid.s | 18 +- llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- llvm/test/Other/opt-O2-pipeline.ll | 4 +- llvm/test/Other/opt-O3-pipeline.ll | 4 +- llvm/test/Other/opt-Os-pipeline.ll | 4 +- llvm/test/Other/opt-pipeline-vector-passes.ll | 12 +- .../MSSA/multiblock-multipath.ll | 310 ++++- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 2 +- llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll | 342 +++++ llvm/test/Transforms/InstCombine/add.ll | 85 +- .../InstCombine/double-float-shrink-2.ll | 4 +- .../InstCombine/insert-extract-shuffle.ll | 2 +- llvm/test/Transforms/InstCombine/overflow.ll | 2 +- .../Transforms/InstCombine/sink_to_unreachable.ll | 100 +- llvm/test/Transforms/LoopFusion/cannot_fuse.ll | 2 +- .../tail-folding-vectorization-factor-1.ll | 189 +++ llvm/test/Transforms/PGOProfile/chr.ll | 29 +- llvm/test/Transforms/PhaseOrdering/X86/addsub.ll | 44 +- .../Transforms/PhaseOrdering/X86/horiz-math.ll | 33 +- .../PhaseOrdering/X86/vector-reductions.ll | 16 +- .../PhaseOrdering/reassociate-after-unroll.ll | 208 ++- .../SLPVectorizer/X86/crash_scheduling.ll | 6 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 2 +- .../ELF/dynamic-section-machine-specific.test | 12 +- .../llvm-readobj/ELF/RISCV/section-types.test | 4 +- .../test/tools/llvm-readobj/ELF/section-types.test | 4 +- .../tools/llvm-readobj/ELF/symbol-binding.test | 4 +- llvm/tools/llvm-shlib/CMakeLists.txt | 6 +- llvm/utils/lit/lit/formats/googletest.py | 8 + .../Inputs/googletest-discovery-failed/lit.cfg | 3 + .../googletest-discovery-failed/subdir/OneTest.py | 3 + .../utils/lit/tests/googletest-discovery-failed.py | 10 + 264 files changed, 6123 insertions(+), 3398 deletions(-) delete mode 100644 clang/test/Analysis/output_types.cpp create mode 100644 clang/test/SemaCXX/address-space-arithmetic.cpp delete mode 100644 lldb/test/API/issue_verification/README.txt delete mode 100644 lldb/test/API/issue_verification/TestExpectedTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestInvalidDecorator.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFileLevelTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunInline.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignal.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignalOutsideTestMethod.py.park delete mode 100644 lldb/test/API/issue_verification/TestTimeout.py.park delete mode 100755 lldb/test/API/issue_verification/disable.py delete mode 100755 lldb/test/API/issue_verification/enable.py delete mode 100644 lldb/test/API/issue_verification/inline_rerun_inferior.cpp delete mode 100644 lldb/test/API/issue_verification/rerun_base.py create mode 100644 lldb/test/Shell/Process/Inputs/true.c create mode 100644 lldb/test/Shell/Process/Optimization.test create mode 100644 lldb/test/Shell/Process/UnsupportedLanguage.test create mode 100644 llvm/test/Analysis/ScalarEvolution/depth-limit-overrun.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir delete mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll delete mode 100644 llvm/test/CodeGen/X86/instr-sched-multiple-memops.mir create mode 100644 llvm/test/CodeGen/X86/pr46004.ll create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll create mode 100644 llvm/test/Transforms/LoopVectorize/tail-folding-vectorization-f [...] create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/subdir/ [...] create mode 100644 llvm/utils/lit/tests/googletest-discovery-failed.py -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (471d1919b -> c619bdd57)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 471d1919b 0: update: llvm-linux: all new c619bdd57 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (471d1919b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-build_llvm/console.log | 12865 ++++++++++++++++++----------------- 03-build_linux/console.log | 714 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 32 +- 06-update_baseline/console.log | 38 - console.log | 13817 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 8 files changed, 13787 insertions(+), 13877 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (051143e1602d -> 444565650a5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/linux. from 051143e1602d Merge tag 'apparmor-pr-2020-05-21' of git://git.kernel.org [...] adds 40bb0e904212 Revert "powerpc/32s: reorder Linux PTE bits to better matc [...] adds 8659a0e0efdd powerpc/64s: Disable STRICT_KERNEL_RWX adds c8347bbf19f2 Merge tag 'powerpc-5.7-5' of git://git.kernel.org/pub/scm/ [...] adds e7513c5786f8 ALSA: pcm: fix incorrect hw_base increase adds d9e8fe0cffbf ALSA: hda/realtek - Fix silent output on Gigabyte X570 Aor [...] adds b0cb099062b0 ALSA: iec1712: Initialize STDSP24 properly when using the [...] adds 259eb8247531 ALSA: hda/realtek - Add more fixup entries for Clevo machines adds f5ca7a716102 Merge tag 'sound-5.7-rc7' of git://git.kernel.org/pub/scm/ [...] adds 1cf6022bd916 arm64: Fix PTRACE_SYSEMU semantics adds 8cfb347ad0cf arm64: Add get_user() type annotation on the !access_ok() path adds 4286d192c803 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...] adds 8fa3cdff05f0 riscv: Fix print_vm_layout build error if NOMMU adds 8356c379cfba RISC-V: gp_in_global needs register keyword adds b09ca17a2a08 Merge tag 'riscv-for-linus-5.7-rc7' of git://git.kernel.or [...] adds e27483259021 null_blk: return error for invalid zone size adds 1592cd15eec6 null_blk: don't allow discard for zoned mode adds db9f384785b1 Merge tag 'block-5.7-2020-05-22' of git://git.kernel.dk/li [...] adds 583863ed9181 io_uring: initialize ctx->sqo_wait earlier adds 650b548129b6 io_uring: don't prepare DRAIN reqs twice adds bd2ab18a1d62 io_uring: fix FORCE_ASYNC req preparation adds 948a7749454b io_uring: remove dead check in io_splice() adds e3aabf9554fd io_uring: cancel work if task_work_add() fails adds 4f4eeba87cc7 io_uring: don't use kiocb.private to store buf_index adds b532576ed39e io_uring: don't add non-IO requests to iopoll pending list adds d4ae271dfaae io_uring: reset -EBUSY error when io sq thread is waken up adds 444565650a5f Merge tag 'io_uring-5.7-2020-05-22' of git://git.kernel.dk [...] No new revisions were added by this update. Summary of changes: arch/arm64/include/asm/uaccess.h | 2 +- arch/arm64/kernel/ptrace.c | 7 ++-- arch/powerpc/Kconfig | 2 +- arch/powerpc/include/asm/book3s/32/hash.h | 8 ++--- arch/powerpc/kernel/head_32.S | 9 +++-- arch/powerpc/mm/book3s32/hash_low.S | 14 ++++---- arch/riscv/kernel/process.c | 2 +- arch/riscv/mm/init.c | 2 +- drivers/block/null_blk_main.c | 7 ++++ drivers/block/null_blk_zoned.c | 4 +++ fs/io_uring.c | 60 +++++++++++++++++-------------- sound/core/pcm_lib.c | 1 + sound/pci/hda/patch_realtek.c | 4 +++ sound/pci/ice1712/ice1712.c | 3 +- 14 files changed, 78 insertions(+), 47 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (ac2c5af67f0 -> c693b9c321d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project. from ac2c5af67f0 [OPENMP] Fix mixture of omp and clang pragmas adds 2e40cf06df0 [JITLink] Initial implementation of ELF / x86-64 support fo [...] adds 95bc21f32fa [X86] Add avx512vp2intersect feature to compiler-rt's featu [...] adds 4cd696f92fd [X86] Allow avx512vp2intersect to be used with __builtin_cp [...] adds c7e5454acec [gn build] Port 2e40cf06df0 adds 8a6333ef380 [lldb/REPL] Fix unhandled switch case adds 403810557be [InstCombine] Sink pure instructions down to return and unr [...] adds cd921accf91 [NFC] InstCombineNegator: use auto where type is obvious fr [...] adds bca378f68a7 [lldb][NFC] Overload raw_ostream operator << for ConstString adds 5f88f39ab81 [lldb] Enable C++14 when evaluating expressions in a C++14 frame adds 1041e8b8868 MILexer.h/cpp - remove unused includes. NFC. adds c9797cf98b7 Fix msvc "switch statement contains 'default' but no 'case' [...] adds b9def827b71 StatepointLowering.h - remove unused includes. NFC. adds 872ee78f65f Revert "[ARM] Improve codegen of volatile load/store of i64" adds e95ee300c05 [SYCL] Prohibit arithmetic operations for incompatible pointers adds 053b0634ea9 [lldb] Increase timeout in TestExitDuringExpression adds 4902ca6da49 [analyzer] SATestBuild.py: Refactor and add type annotations adds 7cebfa4e069 [analyzer] SATestUtils.py: Refactor and add type annotations adds 5a9aff12ff3 [analyzer] SATestUpdateDiffs.py: Refactor and add type annotations adds 475d1202837 [analyzer] SumTimerInfo.py: Partially modernize adds d1076d729aa [NFC][Test] Add test coverage for fsqrt on PowerPC adds 733505abf47 Replace dyn_cast<> with isa<> to fix unused variable warnin [...] adds bf897e6ea12 Remove superfluous semicolon to stop Wpedantic warning. NFCI. adds 933ebc4078b [AMDGPU][MC][GFX8+] Enabled clamp for v_mul_i32_i24_e64 and [...] adds 1386728fc2f [AVR] Remove unsigned <= 0 checks. NFCI. adds 5a8db275f8f Revert "[llvm][test] Add COM: directives before colon-less [...] adds 88c20fa3d2a InstCombine: Add constant folding/simplify for amdgcn.ldexp [...] adds 9301e3aaca5 [Target] Fix typos. NFC adds eddcce0814f [CMake] Fix typos. NFC adds 1a493b0fa55 [PowerPC] Add missing handling for half precision adds aede24ecaa0 [PowerPC] Treat 'Z' inline asm constraint as a true memory [...] adds 880df559f9d [SLP] fix test to have valid IR; NFC adds 99b94f29ac5 [analyzer] LoopUnrolling: fix crash when a parameter is a l [...] adds 21f7cf4057b [SLP] fix verification check for valid IR adds 0161874c046 [libc++] NFC: Inline array<T,N>::at methods inside the class adds d4c0a082a48 [TargetLowering] Move TargetLoweringBase::isJumpTableRelati [...] adds 4ed909bb5b5 TargetLowering.h - remove unnecessary includes. NFC. adds 13bf6039c9a Title: [LV] Handle Fold-Tail of loops with vectorizarion fa [...] adds 5a230a19ad0 [PhaseOrdering] regenerate test checks; NFC adds 66fe60220ca AMDGPU/GlobalISel: Fix masked control flow with fallthrough blocks adds 2419dce5d1c [NFC][AIX] Remove spaces after the comma for '.csect' directive adds 5451289abaf [SCEV] Constant fold MultExpr before applying depth limit. adds b603794061f [InstCombine] add tests for adds with common operand; NFC adds 2f7c24fe303 [InstCombine] (A + B) + B --> A + (B << 1) adds c479052a74b [CGP] Ensure address offset is representable as int64_t adds a5b2503a8ab [analyzer] SATestBuild.py: Fix hang when one of the tasks fails adds 22ed724975d [RISCV] Register null target streamer for RISC-V adds 6438ea45e05 [VectorCombine] position pass after SLP in the optimization [...] adds d89c98a020c [lldb/Test] Remove issue_verification subdirectory adds e4bb3e25e44 [clang-tidy] Expand the list of functions in bugprone-unuse [...] adds 7a325c14b46 [DSE,MSSA] Add additional multiblock tests. adds 429f0308995 Revert "[analyzer] Change the default output type to PD_TEX [...] adds a4b8ee64223 [libc++] Make MoveOnly constexpr-friendly adds 8cb75745412 Revert "[lldb] Enable C++14 when evaluating expressions in [...] adds 65cd2c7a801 Revert "[CodeGen] Add support for multiple memory operands [...] adds 861b5269337 [libc++] Fix broken tuple tests adds a28e9f12086 [PowerPC] Add support for vmsumudm adds 5a85582eb26 [lldb/Reproducers] Make the type tests work with reproducers adds a67b2faa7c4 [lldb/Test] Disable APITests.exe on Windows adds 485b9083fe6 [libc++] Mark __u64toa and __u32toa as noexcept adds 024098ae534 [VectorCombine] set preserve alias analysis adds 7510aede627 Handle eExpressionThreadVanished in error switch to handle [...] adds 62fb3fa6d9c [AMDGPU] Define 6 dword subregs adds 0231227e5d8 Reapply "[lit] GoogleTest framework should report failures [...] adds 220c17ffd4e Print a warning when stopped in a frame LLDB has no plugin for. adds 7e49dc6184e [MC] Change MCCFIInstruction::createDefCfa to cfiDefCfa whi [...] adds a8a048ac725 Restrict test for DW_AT_APPLE_optimized to Darwin adds aa5d2d22485 Traverse-ignore invisible CXXConstructExprs with default args adds 26ac5a34bae Fix ignoring traversal of intermediate parens adds 8d62eba1053 Add some explicit use of TK_AsIs adds 0840d725c4e [MC] Change MCCFIInstruction::createDefCfaOffset to cfiDefC [...] adds 3a1f0c6bd1e Fix mistake made while rebasing adds 64356b6d94e Add missing unit test adds 1b58cbad018 [AMDGPU] DWARF For Heterogeneous Debugging adds 8a9f09df428 [AMDGPU] DWARF Proposal For Heterogeneous Debugging adds c693b9c321d [MC] Fix double negation of DW_CFA_def_cfa_offset No new revisions were added by this update. Summary of changes: .../clang-reorder-fields/ReorderFieldsAction.cpp | 8 +- .../clang-tidy/bugprone/UnusedReturnValueCheck.cpp | 85 +- clang/include/clang/AST/Type.h | 31 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 - .../clang/StaticAnalyzer/Core/AnalyzerOptions.h | 2 +- clang/lib/AST/Expr.cpp | 15 +- clang/lib/Basic/Targets/PPC.h | 3 +- clang/lib/Sema/SemaCast.cpp | 8 +- clang/lib/Sema/SemaExpr.cpp | 9 +- .../Checkers/NumberObjectConversionChecker.cpp | 2 +- .../Checkers/PointerSortingChecker.cpp | 5 +- .../Checkers/WebKit/PtrTypesSemantics.cpp | 4 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 28 +- clang/lib/StaticAnalyzer/Core/LoopUnrolling.cpp | 10 + clang/lib/StaticAnalyzer/Core/PlistDiagnostics.cpp | 17 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 7 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 1 - clang/test/Analysis/loop-unrolling.cpp | 12 + clang/test/Analysis/output_types.cpp | 49 - clang/test/CodeGen/ppc64-inline-asm.c | 13 + clang/test/CodeGen/target-builtin-noerror.c | 1 + clang/test/Sema/address_spaces.c | 4 + clang/test/SemaCXX/address-space-arithmetic.cpp | 6 + clang/unittests/AST/ASTTraverserTest.cpp | 105 ++ .../ASTMatchers/ASTMatchersTraversalTest.cpp | 87 ++ clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 2 +- clang/utils/analyzer/SATestAdd.py | 95 +- clang/utils/analyzer/SATestBuild.py | 1176 ++++++++-------- clang/utils/analyzer/SATestUpdateDiffs.py | 73 +- clang/utils/analyzer/SATestUtils.py | 54 +- clang/utils/analyzer/SumTimerInfo.py | 83 +- compiler-rt/lib/builtins/cpu_model.c | 5 +- libcxx/include/array | 37 +- libcxx/include/charconv | 4 +- libcxx/src/charconv.cpp | 18 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- .../tuple/tuple.tuple/tuple.cnstr/UTypes.pass.cpp | 12 +- libcxx/test/support/MoveOnly.h | 18 +- lldb/include/lldb/Target/Process.h | 9 +- lldb/include/lldb/Utility/ConstString.h | 5 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 10 + lldb/source/Core/Section.cpp | 2 +- lldb/source/Expression/REPL.cpp | 5 + lldb/source/Interpreter/CommandInterpreter.cpp | 5 + lldb/source/Symbol/Function.cpp | 4 +- lldb/source/Target/Process.cpp | 35 +- lldb/source/Target/TargetProperties.td | 3 + lldb/source/Target/Thread.cpp | 5 +- .../thread/exit_during_expression/main.c | 2 +- lldb/test/API/issue_verification/README.txt | 5 - .../issue_verification/TestExpectedTimeout.py.park | 20 - lldb/test/API/issue_verification/TestFail.py.park | 15 - .../TestInvalidDecorator.py.park | 12 - .../API/issue_verification/TestRerunFail.py.park | 22 - .../TestRerunFileLevelTimeout.py.park | 33 - .../API/issue_verification/TestRerunInline.py.park | 13 - .../issue_verification/TestRerunTimeout.py.park | 24 - .../test/API/issue_verification/TestSignal.py.park | 25 - .../TestSignalOutsideTestMethod.py.park | 23 - .../API/issue_verification/TestTimeout.py.park | 19 - lldb/test/API/issue_verification/disable.py | 20 - lldb/test/API/issue_verification/enable.py | 20 - .../issue_verification/inline_rerun_inferior.cpp | 6 - lldb/test/API/issue_verification/rerun_base.py | 27 - lldb/test/API/types/AbstractBase.py | 77 +- lldb/test/Shell/Process/Inputs/true.c | 3 + lldb/test/Shell/Process/Optimization.test | 6 + lldb/test/Shell/Process/UnsupportedLanguage.test | 8 + lldb/unittests/CMakeLists.txt | 5 +- ...MDGPUDwarfProposalForHeterogeneousDebugging.rst | 16 +- llvm/include/llvm/CodeGen/TargetLowering.h | 11 +- llvm/include/llvm/ExecutionEngine/JITLink/ELF.h | 31 + .../llvm/ExecutionEngine/JITLink/ELF_x86_64.h | 55 + llvm/include/llvm/IR/IntrinsicsPowerPC.td | 3 + llvm/include/llvm/MC/MCDwarf.h | 10 +- llvm/include/llvm/Support/X86TargetParser.def | 2 +- llvm/lib/Analysis/ConstantFolding.cpp | 11 + llvm/lib/Analysis/ScalarEvolution.cpp | 6 +- llvm/lib/CodeGen/CFIInstrInserter.cpp | 9 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 12 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 3 - llvm/lib/CodeGen/MIRParser/MILexer.h | 1 - llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineInstr.cpp | 137 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 5 - llvm/lib/CodeGen/SelectionDAG/StatepointLowering.h | 2 - llvm/lib/CodeGen/TargetLoweringBase.cpp | 5 + llvm/lib/ExecutionEngine/JITLink/CMakeLists.txt | 6 +- llvm/lib/ExecutionEngine/JITLink/ELF.cpp | 51 + llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 379 ++++++ llvm/lib/ExecutionEngine/JITLink/JITLink.cpp | 3 + llvm/lib/MC/MCDwarf.cpp | 2 +- llvm/lib/MC/MCSectionXCOFF.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 7 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 2 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 52 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 1 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARC/ARCFrameLowering.cpp | 2 +- .../Target/ARC/MCTargetDesc/ARCMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 - llvm/lib/Target/ARM/ARMFrameLowering.cpp | 18 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 82 -- llvm/lib/Target/ARM/ARMISelLowering.cpp | 62 +- llvm/lib/Target/ARM/ARMISelLowering.h | 8 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 22 - llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +- .../Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 24 +- llvm/lib/Target/AVR/AVRInstrInfo.td | 6 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 5 +- llvm/lib/Target/Mips/Mips16FrameLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 4 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 1 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 6 + llvm/lib/Target/PowerPC/PPCISelLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 4 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 7 + .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 9 +- .../RISCV/MCTargetDesc/RISCVTargetStreamer.cpp | 16 + .../RISCV/MCTargetDesc/RISCVTargetStreamer.h | 24 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 10 +- .../Sparc/MCTargetDesc/SparcMCTargetDesc.cpp | 4 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp | 2 +- llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 4 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 2 +- .../Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 4 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 19 +- .../XCore/MCTargetDesc/XCoreMCTargetDesc.cpp | 2 +- llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 2 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 6 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 8 + .../Transforms/InstCombine/InstCombineCalls.cpp | 47 + .../Transforms/InstCombine/InstCombineNegator.cpp | 4 +- .../InstCombine/InstructionCombining.cpp | 23 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 4 + .../ScalarEvolution/depth-limit-overrun.ll | 68 + llvm/test/Analysis/ScalarEvolution/limit-depth.ll | 14 + .../test/CodeGen/AArch64/merge-store-dependency.ll | 4 +- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +- .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 6 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 8 +- .../AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir | 21 + .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 130 +- llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/smrd.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/fp_to_uint.ll | 6 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 8 +- llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir | 4 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 12 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 2 +- .../AMDGPU/unhandled-loop-condition-assertion.ll | 2 +- .../CodeGen/ARM/big-endian-neon-fp16-bitconv.ll | 4 +- llvm/test/CodeGen/ARM/build-attributes.ll | 290 ++-- .../CodeGen/ARM/cortex-a57-misched-vldm-wrback.ll | 2 +- .../CodeGen/ARM/cortex-a57-misched-vstm-wrback.ll | 2 +- llvm/test/CodeGen/ARM/cortex-a57-misched-vstm.ll | 2 +- llvm/test/CodeGen/ARM/float-helpers.s | 36 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 183 --- llvm/test/CodeGen/ARM/select-imm.ll | 4 +- llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 22 +- llvm/test/CodeGen/Mips/cconv/arguments-float.ll | 50 +- .../Mips/cconv/arguments-hard-float-varargs.ll | 34 +- .../CodeGen/Mips/cconv/arguments-hard-float.ll | 32 +- llvm/test/CodeGen/Mips/cconv/arguments-varargs.ll | 236 ++-- llvm/test/CodeGen/Mips/cconv/arguments.ll | 38 +- llvm/test/CodeGen/Mips/cconv/return-hard-fp128.ll | 4 +- .../CodeGen/Mips/cconv/return-hard-struct-f128.ll | 8 +- llvm/test/CodeGen/Mips/countleading.ll | 8 +- llvm/test/CodeGen/Mips/divrem.ll | 22 +- .../test/CodeGen/Mips/dynamic-stack-realignment.ll | 12 +- llvm/test/CodeGen/Mips/inlineasm-operand-code.ll | 2 +- llvm/test/CodeGen/Mips/mips64muldiv.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-func-align.ll | 4 +- .../PowerPC/aix-lower-constant-pool-index.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 8 +- .../PowerPC/aix-readonly-with-relocation.ll | 4 +- .../PowerPC/aix-reference-func-addr-const.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-data.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-lower-comm.ll | 4 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-const.ll | 2 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-str.ll | 6 +- llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll | 2 +- .../CodeGen/PowerPC/handle-f16-storage-type.ll | 1081 +++++++++++++++ llvm/test/CodeGen/PowerPC/ppc64-crsave.mir | 9 +- llvm/test/CodeGen/PowerPC/recipest.ll | 1400 +++++++++++++++----- llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | 88 +- llvm/test/CodeGen/PowerPC/test_func_desc.ll | 18 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 146 +- llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-phireg.ll | 10 +- llvm/test/CodeGen/Thumb2/mve-vst3.ll | 2 +- .../Thumb2/umulo-128-legalisation-lowering.ll | 8 +- llvm/test/CodeGen/X86/avx-cast.ll | 2 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 26 +- .../CodeGen/X86/instr-sched-multiple-memops.mir | 144 -- llvm/test/CodeGen/X86/pr46004.ll | 21 + llvm/test/CodeGen/X86/splat-for-size.ll | 29 +- llvm/test/CodeGen/X86/sse-scalar-fp-arith.ll | 10 +- llvm/test/CodeGen/X86/store_op_load_fold2.ll | 7 +- llvm/test/CodeGen/X86/vec_shift6.ll | 25 +- llvm/test/CodeGen/X86/vector-compare-combines.ll | 4 +- llvm/test/CodeGen/X86/vector-narrow-binop.ll | 5 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 2 +- .../test/DebugInfo/X86/debug-info-static-member.ll | 12 +- .../JITLink/X86/ELF_x86-64_relocations.s | 20 + llvm/test/FileCheck/dump-input-annotations.txt | 10 +- llvm/test/FileCheck/var-scope.txt | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_all.s | 6 + llvm/test/MC/AMDGPU/vop3.s | 12 + llvm/test/MC/AsmParser/expr-shr.s | 2 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 6 + llvm/test/MC/Disassembler/AMDGPU/vop2_vi.txt | 6 + .../MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt | 3 + llvm/test/MC/Mips/relocation-n64.s | 16 +- llvm/test/MC/Mips/relocation.s | 16 +- llvm/test/MC/PowerPC/ppc64-encoding-vmx.s | 3 + llvm/test/MC/RISCV/compressed-relocations.s | 8 +- llvm/test/MC/RISCV/relocations.s | 8 +- llvm/test/MC/RISCV/rv32b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 18 +- llvm/test/MC/RISCV/rvi-aliases-valid.s | 18 +- llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- llvm/test/Other/opt-O2-pipeline.ll | 4 +- llvm/test/Other/opt-O3-pipeline.ll | 4 +- llvm/test/Other/opt-Os-pipeline.ll | 4 +- llvm/test/Other/opt-pipeline-vector-passes.ll | 12 +- .../MSSA/multiblock-multipath.ll | 310 ++++- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 2 +- llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll | 342 +++++ llvm/test/Transforms/InstCombine/add.ll | 85 +- .../InstCombine/double-float-shrink-2.ll | 4 +- .../InstCombine/insert-extract-shuffle.ll | 2 +- llvm/test/Transforms/InstCombine/overflow.ll | 2 +- .../Transforms/InstCombine/sink_to_unreachable.ll | 100 +- llvm/test/Transforms/LoopFusion/cannot_fuse.ll | 2 +- .../tail-folding-vectorization-factor-1.ll | 189 +++ llvm/test/Transforms/PGOProfile/chr.ll | 29 +- llvm/test/Transforms/PhaseOrdering/X86/addsub.ll | 44 +- .../Transforms/PhaseOrdering/X86/horiz-math.ll | 33 +- .../PhaseOrdering/X86/vector-reductions.ll | 16 +- .../PhaseOrdering/reassociate-after-unroll.ll | 208 ++- .../SLPVectorizer/X86/crash_scheduling.ll | 6 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 2 +- .../ELF/dynamic-section-machine-specific.test | 12 +- .../llvm-readobj/ELF/RISCV/section-types.test | 4 +- .../test/tools/llvm-readobj/ELF/section-types.test | 4 +- .../tools/llvm-readobj/ELF/symbol-binding.test | 4 +- llvm/tools/llvm-shlib/CMakeLists.txt | 6 +- .../llvm/lib/ExecutionEngine/JITLink/BUILD.gn | 2 + llvm/utils/lit/lit/formats/googletest.py | 8 + .../Inputs/googletest-discovery-failed/lit.cfg | 3 + .../googletest-discovery-failed/subdir/OneTest.py | 3 + .../utils/lit/tests/googletest-discovery-failed.py | 10 + 274 files changed, 6653 insertions(+), 3376 deletions(-) delete mode 100644 clang/test/Analysis/output_types.cpp create mode 100644 clang/test/SemaCXX/address-space-arithmetic.cpp delete mode 100644 lldb/test/API/issue_verification/README.txt delete mode 100644 lldb/test/API/issue_verification/TestExpectedTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestInvalidDecorator.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFileLevelTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunInline.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignal.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignalOutsideTestMethod.py.park delete mode 100644 lldb/test/API/issue_verification/TestTimeout.py.park delete mode 100755 lldb/test/API/issue_verification/disable.py delete mode 100755 lldb/test/API/issue_verification/enable.py delete mode 100644 lldb/test/API/issue_verification/inline_rerun_inferior.cpp delete mode 100644 lldb/test/API/issue_verification/rerun_base.py create mode 100644 lldb/test/Shell/Process/Inputs/true.c create mode 100644 lldb/test/Shell/Process/Optimization.test create mode 100644 lldb/test/Shell/Process/UnsupportedLanguage.test create mode 100644 llvm/include/llvm/ExecutionEngine/JITLink/ELF.h create mode 100644 llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86_64.h create mode 100644 llvm/lib/ExecutionEngine/JITLink/ELF.cpp create mode 100644 llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp create mode 100644 llvm/test/Analysis/ScalarEvolution/depth-limit-overrun.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir delete mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll delete mode 100644 llvm/test/CodeGen/X86/instr-sched-multiple-memops.mir create mode 100644 llvm/test/CodeGen/X86/pr46004.ll create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_x86-64_relocations.s create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll create mode 100644 llvm/test/Transforms/LoopVectorize/tail-folding-vectorization-f [...] create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/subdir/ [...] create mode 100644 llvm/utils/lit/tests/googletest-discovery-failed.py -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (1016ccdd3 -> 7fb673f30)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 1016ccdd3 0: update: llvm-linux: 18628 new 7fb673f30 0: update: llvm-linux: 18628 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1016ccdd3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 106 +- 02-build_llvm/console.log | 12955 ++++++++++++++-------------- 03-build_linux/console.log | 744 +- 05-check_regression/console.log | 12 +- 05-check_regression/results.regressions | 2 +- 06-update_baseline/console.log | 12 +- 06-update_baseline/results.regressions | 2 +- console.log | 13858 +++++++++++++++--------------- jenkins/manifest.sh | 14 +- 9 files changed, 13829 insertions(+), 13876 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (ac2c5af67f0 -> c693b9c321d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from ac2c5af67f0 [OPENMP] Fix mixture of omp and clang pragmas adds 2e40cf06df0 [JITLink] Initial implementation of ELF / x86-64 support fo [...] adds 95bc21f32fa [X86] Add avx512vp2intersect feature to compiler-rt's featu [...] adds 4cd696f92fd [X86] Allow avx512vp2intersect to be used with __builtin_cp [...] adds c7e5454acec [gn build] Port 2e40cf06df0 adds 8a6333ef380 [lldb/REPL] Fix unhandled switch case adds 403810557be [InstCombine] Sink pure instructions down to return and unr [...] adds cd921accf91 [NFC] InstCombineNegator: use auto where type is obvious fr [...] adds bca378f68a7 [lldb][NFC] Overload raw_ostream operator << for ConstString adds 5f88f39ab81 [lldb] Enable C++14 when evaluating expressions in a C++14 frame adds 1041e8b8868 MILexer.h/cpp - remove unused includes. NFC. adds c9797cf98b7 Fix msvc "switch statement contains 'default' but no 'case' [...] adds b9def827b71 StatepointLowering.h - remove unused includes. NFC. adds 872ee78f65f Revert "[ARM] Improve codegen of volatile load/store of i64" adds e95ee300c05 [SYCL] Prohibit arithmetic operations for incompatible pointers adds 053b0634ea9 [lldb] Increase timeout in TestExitDuringExpression adds 4902ca6da49 [analyzer] SATestBuild.py: Refactor and add type annotations adds 7cebfa4e069 [analyzer] SATestUtils.py: Refactor and add type annotations adds 5a9aff12ff3 [analyzer] SATestUpdateDiffs.py: Refactor and add type annotations adds 475d1202837 [analyzer] SumTimerInfo.py: Partially modernize adds d1076d729aa [NFC][Test] Add test coverage for fsqrt on PowerPC adds 733505abf47 Replace dyn_cast<> with isa<> to fix unused variable warnin [...] adds bf897e6ea12 Remove superfluous semicolon to stop Wpedantic warning. NFCI. adds 933ebc4078b [AMDGPU][MC][GFX8+] Enabled clamp for v_mul_i32_i24_e64 and [...] adds 1386728fc2f [AVR] Remove unsigned <= 0 checks. NFCI. adds 5a8db275f8f Revert "[llvm][test] Add COM: directives before colon-less [...] adds 88c20fa3d2a InstCombine: Add constant folding/simplify for amdgcn.ldexp [...] adds 9301e3aaca5 [Target] Fix typos. NFC adds eddcce0814f [CMake] Fix typos. NFC adds 1a493b0fa55 [PowerPC] Add missing handling for half precision adds aede24ecaa0 [PowerPC] Treat 'Z' inline asm constraint as a true memory [...] adds 880df559f9d [SLP] fix test to have valid IR; NFC adds 99b94f29ac5 [analyzer] LoopUnrolling: fix crash when a parameter is a l [...] adds 21f7cf4057b [SLP] fix verification check for valid IR adds 0161874c046 [libc++] NFC: Inline array<T,N>::at methods inside the class adds d4c0a082a48 [TargetLowering] Move TargetLoweringBase::isJumpTableRelati [...] adds 4ed909bb5b5 TargetLowering.h - remove unnecessary includes. NFC. adds 13bf6039c9a Title: [LV] Handle Fold-Tail of loops with vectorizarion fa [...] adds 5a230a19ad0 [PhaseOrdering] regenerate test checks; NFC adds 66fe60220ca AMDGPU/GlobalISel: Fix masked control flow with fallthrough blocks adds 2419dce5d1c [NFC][AIX] Remove spaces after the comma for '.csect' directive adds 5451289abaf [SCEV] Constant fold MultExpr before applying depth limit. adds b603794061f [InstCombine] add tests for adds with common operand; NFC adds 2f7c24fe303 [InstCombine] (A + B) + B --> A + (B << 1) adds c479052a74b [CGP] Ensure address offset is representable as int64_t adds a5b2503a8ab [analyzer] SATestBuild.py: Fix hang when one of the tasks fails adds 22ed724975d [RISCV] Register null target streamer for RISC-V adds 6438ea45e05 [VectorCombine] position pass after SLP in the optimization [...] adds d89c98a020c [lldb/Test] Remove issue_verification subdirectory adds e4bb3e25e44 [clang-tidy] Expand the list of functions in bugprone-unuse [...] adds 7a325c14b46 [DSE,MSSA] Add additional multiblock tests. adds 429f0308995 Revert "[analyzer] Change the default output type to PD_TEX [...] adds a4b8ee64223 [libc++] Make MoveOnly constexpr-friendly adds 8cb75745412 Revert "[lldb] Enable C++14 when evaluating expressions in [...] adds 65cd2c7a801 Revert "[CodeGen] Add support for multiple memory operands [...] adds 861b5269337 [libc++] Fix broken tuple tests adds a28e9f12086 [PowerPC] Add support for vmsumudm adds 5a85582eb26 [lldb/Reproducers] Make the type tests work with reproducers adds a67b2faa7c4 [lldb/Test] Disable APITests.exe on Windows adds 485b9083fe6 [libc++] Mark __u64toa and __u32toa as noexcept adds 024098ae534 [VectorCombine] set preserve alias analysis adds 7510aede627 Handle eExpressionThreadVanished in error switch to handle [...] adds 62fb3fa6d9c [AMDGPU] Define 6 dword subregs adds 0231227e5d8 Reapply "[lit] GoogleTest framework should report failures [...] adds 220c17ffd4e Print a warning when stopped in a frame LLDB has no plugin for. adds 7e49dc6184e [MC] Change MCCFIInstruction::createDefCfa to cfiDefCfa whi [...] adds a8a048ac725 Restrict test for DW_AT_APPLE_optimized to Darwin adds aa5d2d22485 Traverse-ignore invisible CXXConstructExprs with default args adds 26ac5a34bae Fix ignoring traversal of intermediate parens adds 8d62eba1053 Add some explicit use of TK_AsIs adds 0840d725c4e [MC] Change MCCFIInstruction::createDefCfaOffset to cfiDefC [...] adds 3a1f0c6bd1e Fix mistake made while rebasing adds 64356b6d94e Add missing unit test adds 1b58cbad018 [AMDGPU] DWARF For Heterogeneous Debugging adds 8a9f09df428 [AMDGPU] DWARF Proposal For Heterogeneous Debugging new c693b9c321d [MC] Fix double negation of DW_CFA_def_cfa_offset The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-reorder-fields/ReorderFieldsAction.cpp | 8 +- .../clang-tidy/bugprone/UnusedReturnValueCheck.cpp | 85 +- clang/include/clang/AST/Type.h | 31 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 - .../clang/StaticAnalyzer/Core/AnalyzerOptions.h | 2 +- clang/lib/AST/Expr.cpp | 15 +- clang/lib/Basic/Targets/PPC.h | 3 +- clang/lib/Sema/SemaCast.cpp | 8 +- clang/lib/Sema/SemaExpr.cpp | 9 +- .../Checkers/NumberObjectConversionChecker.cpp | 2 +- .../Checkers/PointerSortingChecker.cpp | 5 +- .../Checkers/WebKit/PtrTypesSemantics.cpp | 4 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 28 +- clang/lib/StaticAnalyzer/Core/LoopUnrolling.cpp | 10 + clang/lib/StaticAnalyzer/Core/PlistDiagnostics.cpp | 17 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 7 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 1 - clang/test/Analysis/loop-unrolling.cpp | 12 + clang/test/Analysis/output_types.cpp | 49 - clang/test/CodeGen/ppc64-inline-asm.c | 13 + clang/test/CodeGen/target-builtin-noerror.c | 1 + clang/test/Sema/address_spaces.c | 4 + clang/test/SemaCXX/address-space-arithmetic.cpp | 6 + clang/unittests/AST/ASTTraverserTest.cpp | 105 ++ .../ASTMatchers/ASTMatchersTraversalTest.cpp | 87 ++ clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 2 +- clang/utils/analyzer/SATestAdd.py | 95 +- clang/utils/analyzer/SATestBuild.py | 1176 ++++++++-------- clang/utils/analyzer/SATestUpdateDiffs.py | 73 +- clang/utils/analyzer/SATestUtils.py | 54 +- clang/utils/analyzer/SumTimerInfo.py | 83 +- compiler-rt/lib/builtins/cpu_model.c | 5 +- libcxx/include/array | 37 +- libcxx/include/charconv | 4 +- libcxx/src/charconv.cpp | 18 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- ...reduced_arity_initialization_extension.pass.cpp | 12 +- .../tuple/tuple.tuple/tuple.cnstr/UTypes.pass.cpp | 12 +- libcxx/test/support/MoveOnly.h | 18 +- lldb/include/lldb/Target/Process.h | 9 +- lldb/include/lldb/Utility/ConstString.h | 5 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 10 + lldb/source/Core/Section.cpp | 2 +- lldb/source/Expression/REPL.cpp | 5 + lldb/source/Interpreter/CommandInterpreter.cpp | 5 + lldb/source/Symbol/Function.cpp | 4 +- lldb/source/Target/Process.cpp | 35 +- lldb/source/Target/TargetProperties.td | 3 + lldb/source/Target/Thread.cpp | 5 +- .../thread/exit_during_expression/main.c | 2 +- lldb/test/API/issue_verification/README.txt | 5 - .../issue_verification/TestExpectedTimeout.py.park | 20 - lldb/test/API/issue_verification/TestFail.py.park | 15 - .../TestInvalidDecorator.py.park | 12 - .../API/issue_verification/TestRerunFail.py.park | 22 - .../TestRerunFileLevelTimeout.py.park | 33 - .../API/issue_verification/TestRerunInline.py.park | 13 - .../issue_verification/TestRerunTimeout.py.park | 24 - .../test/API/issue_verification/TestSignal.py.park | 25 - .../TestSignalOutsideTestMethod.py.park | 23 - .../API/issue_verification/TestTimeout.py.park | 19 - lldb/test/API/issue_verification/disable.py | 20 - lldb/test/API/issue_verification/enable.py | 20 - .../issue_verification/inline_rerun_inferior.cpp | 6 - lldb/test/API/issue_verification/rerun_base.py | 27 - lldb/test/API/types/AbstractBase.py | 77 +- lldb/test/Shell/Process/Inputs/true.c | 3 + lldb/test/Shell/Process/Optimization.test | 6 + lldb/test/Shell/Process/UnsupportedLanguage.test | 8 + lldb/unittests/CMakeLists.txt | 5 +- ...MDGPUDwarfProposalForHeterogeneousDebugging.rst | 16 +- llvm/include/llvm/CodeGen/TargetLowering.h | 11 +- llvm/include/llvm/ExecutionEngine/JITLink/ELF.h | 31 + .../llvm/ExecutionEngine/JITLink/ELF_x86_64.h | 55 + llvm/include/llvm/IR/IntrinsicsPowerPC.td | 3 + llvm/include/llvm/MC/MCDwarf.h | 10 +- llvm/include/llvm/Support/X86TargetParser.def | 2 +- llvm/lib/Analysis/ConstantFolding.cpp | 11 + llvm/lib/Analysis/ScalarEvolution.cpp | 6 +- llvm/lib/CodeGen/CFIInstrInserter.cpp | 9 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 12 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 3 - llvm/lib/CodeGen/MIRParser/MILexer.h | 1 - llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineInstr.cpp | 137 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 5 - llvm/lib/CodeGen/SelectionDAG/StatepointLowering.h | 2 - llvm/lib/CodeGen/TargetLoweringBase.cpp | 5 + llvm/lib/ExecutionEngine/JITLink/CMakeLists.txt | 6 +- llvm/lib/ExecutionEngine/JITLink/ELF.cpp | 51 + llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 379 ++++++ llvm/lib/ExecutionEngine/JITLink/JITLink.cpp | 3 + llvm/lib/MC/MCDwarf.cpp | 2 +- llvm/lib/MC/MCSectionXCOFF.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 7 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 2 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 52 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 1 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARC/ARCFrameLowering.cpp | 2 +- .../Target/ARC/MCTargetDesc/ARCMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 - llvm/lib/Target/ARM/ARMFrameLowering.cpp | 18 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 82 -- llvm/lib/Target/ARM/ARMISelLowering.cpp | 62 +- llvm/lib/Target/ARM/ARMISelLowering.h | 8 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 22 - llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +- .../Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 2 +- llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 24 +- llvm/lib/Target/AVR/AVRInstrInfo.td | 6 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 5 +- llvm/lib/Target/Mips/Mips16FrameLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 4 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 1 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 6 + llvm/lib/Target/PowerPC/PPCISelLowering.h | 2 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 4 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 7 + .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 9 +- .../RISCV/MCTargetDesc/RISCVTargetStreamer.cpp | 16 + .../RISCV/MCTargetDesc/RISCVTargetStreamer.h | 24 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 10 +- .../Sparc/MCTargetDesc/SparcMCTargetDesc.cpp | 4 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp | 2 +- llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 4 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 2 +- .../Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 4 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 19 +- .../XCore/MCTargetDesc/XCoreMCTargetDesc.cpp | 2 +- llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 2 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 6 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 8 + .../Transforms/InstCombine/InstCombineCalls.cpp | 47 + .../Transforms/InstCombine/InstCombineNegator.cpp | 4 +- .../InstCombine/InstructionCombining.cpp | 23 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 4 + .../ScalarEvolution/depth-limit-overrun.ll | 68 + llvm/test/Analysis/ScalarEvolution/limit-depth.ll | 14 + .../test/CodeGen/AArch64/merge-store-dependency.ll | 4 +- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +- .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 6 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 8 +- .../AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir | 21 + .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 130 +- llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/smrd.ll | 2 +- llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll | 12 +- llvm/test/CodeGen/AMDGPU/fp_to_uint.ll | 6 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 8 +- llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir | 4 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 12 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 2 +- .../AMDGPU/unhandled-loop-condition-assertion.ll | 2 +- .../CodeGen/ARM/big-endian-neon-fp16-bitconv.ll | 4 +- llvm/test/CodeGen/ARM/build-attributes.ll | 290 ++-- .../CodeGen/ARM/cortex-a57-misched-vldm-wrback.ll | 2 +- .../CodeGen/ARM/cortex-a57-misched-vstm-wrback.ll | 2 +- llvm/test/CodeGen/ARM/cortex-a57-misched-vstm.ll | 2 +- llvm/test/CodeGen/ARM/float-helpers.s | 36 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 183 --- llvm/test/CodeGen/ARM/select-imm.ll | 4 +- llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 22 +- llvm/test/CodeGen/Mips/cconv/arguments-float.ll | 50 +- .../Mips/cconv/arguments-hard-float-varargs.ll | 34 +- .../CodeGen/Mips/cconv/arguments-hard-float.ll | 32 +- llvm/test/CodeGen/Mips/cconv/arguments-varargs.ll | 236 ++-- llvm/test/CodeGen/Mips/cconv/arguments.ll | 38 +- llvm/test/CodeGen/Mips/cconv/return-hard-fp128.ll | 4 +- .../CodeGen/Mips/cconv/return-hard-struct-f128.ll | 8 +- llvm/test/CodeGen/Mips/countleading.ll | 8 +- llvm/test/CodeGen/Mips/divrem.ll | 22 +- .../test/CodeGen/Mips/dynamic-stack-realignment.ll | 12 +- llvm/test/CodeGen/Mips/inlineasm-operand-code.ll | 2 +- llvm/test/CodeGen/Mips/mips64muldiv.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-func-align.ll | 4 +- .../PowerPC/aix-lower-constant-pool-index.ll | 8 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 8 +- .../PowerPC/aix-readonly-with-relocation.ll | 4 +- .../PowerPC/aix-reference-func-addr-const.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-data.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-xcoff-lower-comm.ll | 4 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-const.ll | 2 +- .../CodeGen/PowerPC/aix-xcoff-mergeable-str.ll | 6 +- llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll | 2 +- .../CodeGen/PowerPC/handle-f16-storage-type.ll | 1081 +++++++++++++++ llvm/test/CodeGen/PowerPC/ppc64-crsave.mir | 9 +- llvm/test/CodeGen/PowerPC/recipest.ll | 1400 +++++++++++++++----- llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | 88 +- llvm/test/CodeGen/PowerPC/test_func_desc.ll | 18 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 146 +- llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-phireg.ll | 10 +- llvm/test/CodeGen/Thumb2/mve-vst3.ll | 2 +- .../Thumb2/umulo-128-legalisation-lowering.ll | 8 +- llvm/test/CodeGen/X86/avx-cast.ll | 2 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 26 +- .../CodeGen/X86/instr-sched-multiple-memops.mir | 144 -- llvm/test/CodeGen/X86/pr46004.ll | 21 + llvm/test/CodeGen/X86/splat-for-size.ll | 29 +- llvm/test/CodeGen/X86/sse-scalar-fp-arith.ll | 10 +- llvm/test/CodeGen/X86/store_op_load_fold2.ll | 7 +- llvm/test/CodeGen/X86/vec_shift6.ll | 25 +- llvm/test/CodeGen/X86/vector-compare-combines.ll | 4 +- llvm/test/CodeGen/X86/vector-narrow-binop.ll | 5 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 2 +- .../test/DebugInfo/X86/debug-info-static-member.ll | 12 +- .../JITLink/X86/ELF_x86-64_relocations.s | 20 + llvm/test/FileCheck/dump-input-annotations.txt | 10 +- llvm/test/FileCheck/var-scope.txt | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_all.s | 6 + llvm/test/MC/AMDGPU/vop3.s | 12 + llvm/test/MC/AsmParser/expr-shr.s | 2 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 6 + llvm/test/MC/Disassembler/AMDGPU/vop2_vi.txt | 6 + .../MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt | 3 + llvm/test/MC/Mips/relocation-n64.s | 16 +- llvm/test/MC/Mips/relocation.s | 16 +- llvm/test/MC/PowerPC/ppc64-encoding-vmx.s | 3 + llvm/test/MC/RISCV/compressed-relocations.s | 8 +- llvm/test/MC/RISCV/relocations.s | 8 +- llvm/test/MC/RISCV/rv32b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 10 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 18 +- llvm/test/MC/RISCV/rvi-aliases-valid.s | 18 +- llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- llvm/test/Other/opt-O2-pipeline.ll | 4 +- llvm/test/Other/opt-O3-pipeline.ll | 4 +- llvm/test/Other/opt-Os-pipeline.ll | 4 +- llvm/test/Other/opt-pipeline-vector-passes.ll | 12 +- .../MSSA/multiblock-multipath.ll | 310 ++++- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 2 +- llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll | 342 +++++ llvm/test/Transforms/InstCombine/add.ll | 85 +- .../InstCombine/double-float-shrink-2.ll | 4 +- .../InstCombine/insert-extract-shuffle.ll | 2 +- llvm/test/Transforms/InstCombine/overflow.ll | 2 +- .../Transforms/InstCombine/sink_to_unreachable.ll | 100 +- llvm/test/Transforms/LoopFusion/cannot_fuse.ll | 2 +- .../tail-folding-vectorization-factor-1.ll | 189 +++ llvm/test/Transforms/PGOProfile/chr.ll | 29 +- llvm/test/Transforms/PhaseOrdering/X86/addsub.ll | 44 +- .../Transforms/PhaseOrdering/X86/horiz-math.ll | 33 +- .../PhaseOrdering/X86/vector-reductions.ll | 16 +- .../PhaseOrdering/reassociate-after-unroll.ll | 208 ++- .../SLPVectorizer/X86/crash_scheduling.ll | 6 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 2 +- .../ELF/dynamic-section-machine-specific.test | 12 +- .../llvm-readobj/ELF/RISCV/section-types.test | 4 +- .../test/tools/llvm-readobj/ELF/section-types.test | 4 +- .../tools/llvm-readobj/ELF/symbol-binding.test | 4 +- llvm/tools/llvm-shlib/CMakeLists.txt | 6 +- .../llvm/lib/ExecutionEngine/JITLink/BUILD.gn | 2 + llvm/utils/lit/lit/formats/googletest.py | 8 + .../Inputs/googletest-discovery-failed/lit.cfg | 3 + .../googletest-discovery-failed/subdir/OneTest.py | 3 + .../utils/lit/tests/googletest-discovery-failed.py | 10 + 274 files changed, 6653 insertions(+), 3376 deletions(-) delete mode 100644 clang/test/Analysis/output_types.cpp create mode 100644 clang/test/SemaCXX/address-space-arithmetic.cpp delete mode 100644 lldb/test/API/issue_verification/README.txt delete mode 100644 lldb/test/API/issue_verification/TestExpectedTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestInvalidDecorator.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFail.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunFileLevelTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunInline.py.park delete mode 100644 lldb/test/API/issue_verification/TestRerunTimeout.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignal.py.park delete mode 100644 lldb/test/API/issue_verification/TestSignalOutsideTestMethod.py.park delete mode 100644 lldb/test/API/issue_verification/TestTimeout.py.park delete mode 100755 lldb/test/API/issue_verification/disable.py delete mode 100755 lldb/test/API/issue_verification/enable.py delete mode 100644 lldb/test/API/issue_verification/inline_rerun_inferior.cpp delete mode 100644 lldb/test/API/issue_verification/rerun_base.py create mode 100644 lldb/test/Shell/Process/Inputs/true.c create mode 100644 lldb/test/Shell/Process/Optimization.test create mode 100644 lldb/test/Shell/Process/UnsupportedLanguage.test create mode 100644 llvm/include/llvm/ExecutionEngine/JITLink/ELF.h create mode 100644 llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86_64.h create mode 100644 llvm/lib/ExecutionEngine/JITLink/ELF.cpp create mode 100644 llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp create mode 100644 llvm/test/Analysis/ScalarEvolution/depth-limit-overrun.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-amdgcn.if.xfail.mir delete mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll delete mode 100644 llvm/test/CodeGen/X86/instr-sched-multiple-memops.mir create mode 100644 llvm/test/CodeGen/X86/pr46004.ll create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_x86-64_relocations.s create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/ldexp.ll create mode 100644 llvm/test/Transforms/LoopVectorize/tail-folding-vectorization-f [...] create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/googletest-discovery-failed/subdir/ [...] create mode 100644 llvm/utils/lit/tests/googletest-discovery-failed.py -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (7bde2e86f -> 259a2c384)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 7bde2e86f 0: update: llvm-linux: 18070 new 259a2c384 0: update: llvm-linux: 18070 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7bde2e86f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-build_llvm/console.log | 12947 ++++++++++++++-------------- 03-build_linux/console.log | 772 +- 05-check_regression/console.log | 2 +- 05-check_regression/results.regressions | 2 +- 06-update_baseline/console.log | 2 +- 06-update_baseline/results.regressions | 2 +- console.log | 13851 +++++++++++++++--------------- jenkins/manifest.sh | 10 +- 9 files changed, 13855 insertions(+), 13861 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-allyesconfig updated (67324f10f -> 7926942ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 67324f10f 10: update: llvm-linux: 16048 new 7926942ff 10: update: llvm-linux: 16048 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (67324f10f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 186 +- 02-build_llvm/console.log | 12694 +++++++++---------- 03-build_linux/console.log | 6580 +++++----- 05-check_regression/console.log | 12 +- 05-check_regression/results.regressions | 20 +- 06-update_baseline/console.log | 150 +- 06-update_baseline/results.regressions | 20 +- console.log | 19622 +++++++++++++++--------------- jenkins/manifest.sh | 6 +- 9 files changed, 19645 insertions(+), 19645 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-allnoconfig updated (75ad611c6 -> 11c7728f0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards 75ad611c6 0: update: llvm-linux: boot new 11c7728f0 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (75ad611c6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 70 +- 02-build_llvm/console.log | 12584 +++++++++++++++++------------------ 03-build_linux/console.log | 788 +-- 05-check_regression/console.log | 12 +- console.log | 13454 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 6 files changed, 13458 insertions(+), 13460 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2020