Tcwg-commits May 2020

tcwg-commits@lists.linaro.org

6 participants
13142 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allyesconfig updated (2ab1cb933 -> 4220d305c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allyesconfig in repository toolchain/ci/base-artifacts. discards 2ab1cb933 0: update: llvm-linux: 18753 new 4220d305c 0: update: llvm-linux: 18753 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (2ab1cb933) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 119 +- 02-build_llvm/console.log | 12594 +++++++++++++-------------- 03-build_linux/console.log | 816 +- 05-check_regression/console.log | 18 +- 05-check_regression/results.regressions | 6 +- 06-update_baseline/console.log | 26 +- 06-update_baseline/results.regressions | 6 +- console.log | 13573 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 9 files changed, 13591 insertions(+), 13579 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig updated (eaae6dfc545 -> 4b2f37b2202)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig in repository toolchain/ci/llvm-project. from eaae6dfc545 [CodeGen] fix inline builtin-related breakage from D78162 adds aba4e3fa3bd [lldb] [PECOFF] Only use PECallFrameInfo on the one support [...] adds 964da818556 PR45350: Handle unsized array CXXConstructExprs in constant [...] adds bf1f5caf202 CET for Exception Handle adds 4a89d0de5e9 Enable IBT(Indirect Branch Tracking) in JIT with CET(Contro [...] adds bace7beb530 Backport 4878aa36d4a [ValueLattice] Add new state for undef [...] adds d9160ff3e92 [globalopt] Don't emit DWARF fragments for members of a str [...] adds 4b2f37b2202 [clang] fix undefined behaviour in RawComment::getFormattedText() No new revisions were added by this update. Summary of changes: clang/lib/AST/ExprConstant.cpp | 23 +- clang/lib/AST/RawCommentList.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 20 ++ .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 3 + llvm/include/llvm/Analysis/ValueLattice.h | 162 +++++---- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/ValueLattice.cpp | 6 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 34 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 2 +- llvm/lib/Target/X86/X86TargetMachine.h | 4 + llvm/lib/Transforms/IPO/GlobalOpt.cpp | 16 +- .../X86/indirect-branch-tracking-cm-lager.ll | 36 ++ .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 ++ .../Generic/global-sra-struct-zero-length.ll | 69 ++++ .../merge-range-and-undef.ll | 299 ++++++++++++++++ llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 ++++ llvm/test/Transforms/SCCP/float-phis.ll | 26 ++ llvm/test/Transforms/SCCP/int-phis.ll | 61 ++++ llvm/test/Transforms/SCCP/range-and-ip.ll | 47 +++ llvm/test/Transforms/SCCP/range-and.ll | 395 +++++++++++++++++++++ llvm/unittests/Analysis/ValueLatticeTest.cpp | 17 + 21 files changed, 1241 insertions(+), 85 deletions(-) create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-cm-lager.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/DebugInfo/Generic/global-sra-struct-zero-length.ll create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[gcc] branch master updated (f908b69cfd7 -> c3b44e34085)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from f908b69cfd7 RISC-V: Handle implied extension for -march parser. new c3b44e34085 Add gcc-verify alias. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: contrib/ChangeLog | 5 +++++ contrib/gcc-git-customization.sh | 2 ++ 2 files changed, 7 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig updated (64f8b458c -> d986a8d16)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards 64f8b458c 0: update: llvm-linux: boot new d986a8d16 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (64f8b458c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-build_llvm/console.log | 12534 ++++++++++++++++---------------- 03-build_linux/console.log | 1676 ++--- 04-boot_linux/console.log | 386 +- 05-check_regression/console.log | 24 +- 06-update_baseline/console.log | 12 +- console.log | 14762 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 14775 insertions(+), 14761 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (b9bbe6ed63b2 -> 642b151f45dd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from b9bbe6ed63b2 Linux 5.7-rc6 adds 9d1be4f4dc5f afs: Don't unlock fetched data pages until the op complete [...] adds 035779483072 exfat: use iter_file_splice_write adds 94182167ec73 exfat: fix possible memory leak in exfat_find() adds 45088963ca9c Merge tag 'for-5.7-rc7' of git://git.kernel.org/pub/scm/li [...] adds 0014cc04e8ec ima: Set file->f_mode instead of file->f_flags in ima_calc [...] adds 53de3b080d5e evm: Check also if *tfm is an error pointer in init_desc() adds 2e3a34e9f409 ima: Fix return value of ima_write_policy() adds 770f60586d2a evm: Fix RCU list related warnings adds 843385694721 evm: Fix a small race in init_desc() adds 642b151f45dd Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux [...] No new revisions were added by this update. Summary of changes: fs/afs/fsclient.c | 8 +++---- fs/afs/yfsclient.c | 8 +++---- fs/exfat/file.c | 13 ++++++----- fs/exfat/namei.c | 1 + security/integrity/evm/evm_crypto.c | 46 ++++++++++++++++++------------------- security/integrity/evm/evm_main.c | 4 ++-- security/integrity/evm/evm_secfs.c | 9 +++++++- security/integrity/ima/ima_crypto.c | 12 +++++----- security/integrity/ima/ima_fs.c | 3 +-- 9 files changed, 56 insertions(+), 48 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (521b2160943 -> 61f859785f6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 521b2160943 [TargetLibraryInfo] memcpy and memset have optimized codegen. adds 54a85240709 [compiler-rt] Don't error out on missing builtins when buil [...] adds 709c52b9553 [DebugInfo][DWARF] Emit a single location instead of a loca [...] adds 4f0cc10bf5d [NFC][clang-tidy] use hasOperands in place of hasEitherOperand adds 525a591f0f4 Revert 76c5f277f2 "Re-land [Debug][CodeView] Emit fully qua [...] adds a2a4e5aae89 [Test] Opportunity for sinking to unreachable in InstCombine adds 968d293063b [clang-tidy] NFC: Cleanup Python scripts adds f997370d9c8 [AMDGPU][MC] Corrected branch relocation handling to detect [...] adds a6a237f2046 [OpenCL] Added addrspace_cast operator in C++ mode. adds e47c101e35f [InstCombine][NFC] Simplify check in sinking adds 87b235db63a Turn -Wmax-tokens off by default adds a675c1dee48 [libcxx testing] Remove ALLOW_RETRIES from lock_guard tests adds c579ab9962b [libcxx][type_traits] Add C++20 changes to common_type adds ab1fb38d8fe Reorder Type fields to make various isa< > check more concise adds 57d8b8d6f0b [openmp] Fixed hang if detached task was serialized. adds 79f059c4ac8 [mlir] NFC - Fix OperationSupport.cpp::findNamedAttr adds 03092f2fa7b [mlir] Add BoolArrayAttr in Tablegen + Builder support adds 5b0502dff5b [pstl] A fix for move placement-new (and destroy) allocated [...] adds 22d40cc3a72 [Analyzer][StreamChecker] Changed representation of stream [...] adds 1907f28b47c [Analyzer][StreamChecker] Fixed compile error - NFC. adds 10e2e7de0c0 [WebAssembly] iterate stack in DebugFixup from the top. adds 364c595403c [SVE] Ignore scalable vectors in InterleavedLoadCombinePass adds 36cdc17f8cf [mlir][Vector] Make minor identity permutation map optional [...] adds 1870e787af9 [mlir][Vector] Add an optional "masked" boolean array attri [...] adds 681a161ff54 AMDGPU: Remove outdated comment adds 4c70074e543 AMDGPU/GlobalISel: Fix splitting wide VALU, non-vector loads adds d1866f89472 [MLIR] [Linalg] Add option to use the partial view after pr [...] adds a4cb9bec1ca [mlir] Support optional attributes in assembly formats adds 23dc948d362 [MLIR] Use `MLIR_INCLUDE_TESTS` to conditionally compile tests. adds 623b2542446 [Local] Do not ignore zexts in salvageDebugInfo, PR45923 adds 2084330e41d [lldb/Reproducers] Add skipIfReproducer to more tests adds 691980ebb47 [llvm][NFC] Fixed non-compliant style in InlineAdvisor.h adds 31ecef76275 [SystemZ] Don't create PERMUTE nodes with an undef operand. adds bdd8c111fc0 [IR] Revert r2694 in BasicBlock::removePredecessor adds a7cc275e7e8 Add verifier check that musttail and preallocated are not u [...] adds b7924d6525b [dsymutil] Make sure the --help output and man page are consistent adds 3c4ef745557 Fixed a typo in the comment for allocateBuffer() adds 736db2f7103 [Loads] Require Align in isSafeToLoadUnconditionally() (NFC) adds 63081dc6f64 LoadStoreVectorizer: Match nested adds to prove vectorizati [...] adds bf527a1dc41 AMDGPU/GlobalISel: Fix f64 G_FDIV lowering adds 715b7d8aa5d [mlir][vulkan-runner] Add back accidentially removed header [...] adds ef649e8fd5d Revert "[CUDA][HIP] Workaround for resolving host device fu [...] adds b27a538dda4 AMDGPU: Fix illegally constant folding from V_MOV_B32_sdwa adds cd12e79e6dd [x86] Propagate memory operands during ISel DAG postprocessing adds 3f5f8f39734 [compiler-rt][CMake] Fix PowerPC runtime build adds 47a0e9f49b9 [Sanitizers] Use getParamByValType() (NFC) adds b783f70a425 [lldb/DataFormatter] Check for overflow when finding NSDate epoch adds c9f63297e24 Fix several places that were calling verifyFunction or veri [...] adds d19265b31e6 [clangd] Avoid wasteful data structures in RefSlab::Builder adds 3e315697ac7 DAG: Use correct pointer size for llvm.ptrmask adds 50f3bb13297 [AMDGPU] Fixed selection error for 64 bit extract_subvector adds 9d7838d7816 [x86] add tests for disguised horizontal ops; NFC adds b95a542d6b6 [x86] add tests for heroic horizontal ops; NFC adds 17842025ed3 [GlobalISel] Add support for using vector values in memset [...] adds 01f9d8ce5c0 [llvm][SVE] IR intrinscs for matrix multiplication instructions. adds e2cc12e4128 [SveEmitter] Builtins for SVE matrix multiply `mmla`. adds b572d9b1a73 [llvm][sve] Intrinsics for SVE sudot and usdot instructions. adds ae989391723 GlobalISel: Fold G_MUL x, 0, and G_*DIV 0, x adds 9d69072fb80 [analyzer][NFC] Introduce CXXDeallocatorCall, deploy it in [...] adds a81f8fb78dc [gn build] Port 9d69072fb80 adds 682e739638a [LV] Fix FoldTail under user VF and UF adds 82904401e32 Map -O to -O1 instead of -O2 adds fff3a8464d4 [lldb/test] Relax NSDate mock test for non-Apple platforms adds b593bfd4d8e [clang][SveEmitter] SVE builtins for `svusdot` and `svsudot` ACLE. adds 665da596854 [AArch64][GlobalISel] Add legalizer & selector support for [...] adds e3e15836af7 [clangd] Tidy up SelectionTree dumps with newlines adds e3aa4cd9dbc [lldb/test] Disable NSDate format check under _WIN32 adds 47cc6db928d Re-land [Debug][CodeView] Emit fully qualified names for globals adds ddff9799d2d [BPF] Prevent disassembly segfault for NOP insn adds 4a69eda6f31 [PowerPC][MachineCombiner] add testcase for reassociating F [...] adds ddcb3cf213e [TargetInstrInfo] add override function setSpecialOperandAt [...] adds 9971839942f fix build failure due to commit rGddcb3cf213e8 adds 82093e8fb7d [lldb/Driver] Fix handling on positional arguments adds 8e8f1bd75a9 [BPF] Return fail if disassembled insn registers out of range adds 27b4e6931d0 [NFC] Replace MaybeAlign with Align in TargetTransformInfo. adds e7e84ff24a5 Add cet.h for writing CET-enabled assembly code adds a204f22b424 [gn build] Port e7e84ff24a5 adds a6be4d17e34 [PowerPC-QPX] adjust operands order of qpx fma instructions. adds 6c848843664 [LoopSimplify] don't separate nested loops with convergent calls adds 62a9eca859d Test asm-cet.S fail for window clang adds 0af40120ad2 [gn build] Port 62a9eca859d adds eec758825d2 [BPF] fix an asan issue when disassemble an illegal instruction adds ad4f196e25c [NFC] [PowerPC] Refresh fma-mutate.ll using script adds 2bb16f94128 [lldb/Test] Skip TestPositionalArgs with lldb-repro adds bcc0c894f38 Add cet.h for writing CET-enabled assembly code adds a60baa3c430 [gn build] Port bcc0c894f38 adds dbb034947cc Add support of the next Ubuntu (Ubuntu 20.10 - Groovy Gorilla) new 04e005009ab [DebugInfo] Remove an outdated test. new 69dfa07b4ce [DebugInfo] Dump fields in .debug_aranges according to the [...] new f92a5545165 [DebugInfo] Dump form values according to the DWARF format (2/8). new 0db1684b743 [DebugInfo] Dump length of CUs and TUs according to the DWA [...] new c9122b8f700 [DebugInfo] Dump length in .debug_line according to the DWA [...] new 2094c5d2920 [DebugInfo] Dump values in .debug_loclists and .debug_rngli [...] new 7e9a740198f [DebugInfo] Dump values in .debug_pubnames and .debug_pubty [...] new e94382ee37d [DebugInfo] Dump offsets in .debug_str_offsets according to [...] new 61f859785f6 [DebugInfo] Add a test for dumping DWARF64 CIEs and FDEs (8/8). The 9 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../abseil/StringFindStartswithCheck.cpp | 4 +- clang-tools-extra/clang-tidy/add_new_check.py | 11 +- .../clang-tidy/bugprone/SizeofExpressionCheck.cpp | 29 +- .../bugprone/SuspiciousEnumUsageCheck.cpp | 8 +- .../bugprone/SuspiciousStringCompareCheck.cpp | 10 +- .../clang-tidy/misc/RedundantExpressionCheck.cpp | 22 +- .../readability/DeleteNullPointerCheck.cpp | 5 +- .../readability/RedundantSmartptrGetCheck.cpp | 8 +- .../clang-tidy/readability/StringCompareCheck.cpp | 4 +- clang-tools-extra/clang-tidy/rename_check.py | 15 +- .../clang-tidy/tool/clang-tidy-diff.py | 9 +- .../clang-tidy/tool/run-clang-tidy.py | 13 +- clang-tools-extra/clangd/Selection.cpp | 23 +- clang-tools-extra/clangd/index/Ref.cpp | 40 ++- clang-tools-extra/clangd/index/Ref.h | 39 ++- clang-tools-extra/clangd/index/SymbolLocation.cpp | 16 +- clang-tools-extra/clangd/index/SymbolLocation.h | 17 +- clang-tools-extra/clangd/unittests/TweakTests.cpp | 9 + clang/include/clang-c/Index.h | 50 +-- clang/include/clang/AST/ExprCXX.h | 39 ++- clang/include/clang/AST/RecursiveASTVisitor.h | 4 + clang/include/clang/Basic/DiagnosticGroups.td | 3 + clang/include/clang/Basic/DiagnosticParseKinds.td | 6 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 34 +-- clang/include/clang/Basic/StmtNodes.td | 1 + clang/include/clang/Basic/TargetBuiltins.h | 1 + clang/include/clang/Basic/TokenKinds.def | 5 +- clang/include/clang/Basic/arm_sve.td | 26 ++ clang/include/clang/Driver/Distro.h | 3 +- clang/include/clang/Driver/Options.td | 2 +- clang/include/clang/Sema/Sema.h | 5 +- clang/include/clang/Serialization/ASTBitCodes.h | 3 + .../StaticAnalyzer/Core/PathSensitive/CallEvent.h | 58 +++- clang/lib/AST/Expr.cpp | 9 +- clang/lib/AST/ExprCXX.cpp | 14 + clang/lib/AST/ExprClassification.cpp | 1 + clang/lib/AST/ExprConstant.cpp | 1 + clang/lib/AST/ItaniumMangle.cpp | 3 + clang/lib/AST/StmtPrinter.cpp | 4 + clang/lib/AST/StmtProfile.cpp | 4 + clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/CodeGen/CGExpr.cpp | 1 + clang/lib/Driver/Distro.cpp | 1 + clang/lib/Frontend/CompilerInvocation.cpp | 2 +- clang/lib/Headers/CMakeLists.txt | 1 + clang/lib/Headers/cet.h | 66 ++++ clang/lib/Parse/ParseExpr.cpp | 1 + clang/lib/Parse/ParseExprCXX.cpp | 12 +- clang/lib/Sema/SemaCUDA.cpp | 14 - clang/lib/Sema/SemaCast.cpp | 68 +++-- clang/lib/Sema/SemaExceptionSpec.cpp | 1 + clang/lib/Sema/SemaOverload.cpp | 143 +++------ clang/lib/Sema/TreeTransform.h | 20 ++ clang/lib/Serialization/ASTReaderStmt.cpp | 8 + clang/lib/Serialization/ASTWriter.cpp | 1 + clang/lib/Serialization/ASTWriterStmt.cpp | 5 + .../Checkers/DeleteWithNonVirtualDtorChecker.cpp | 2 + .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 46 +-- .../lib/StaticAnalyzer/Checkers/StreamChecker.cpp | 252 +++++++-------- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 7 +- clang/lib/StaticAnalyzer/Core/ExprEngineCXX.cpp | 15 +- .../Core/ExprEngineCallAndReturn.cpp | 7 +- .../Analysis/cxx-dynamic-memory-analysis-order.cpp | 10 +- .../aarch64-sve-intrinsics/acle_sve_matmul_fp32.c | 18 ++ .../aarch64-sve-intrinsics/acle_sve_matmul_fp64.c | 18 ++ .../CodeGen/aarch64-sve-intrinsics/acle_sve_mmla.c | 32 ++ .../aarch64-sve-intrinsics/acle_sve_sudot.c | 54 ++++ .../aarch64-sve-intrinsics/acle_sve_usdot.c | 54 ++++ clang/test/CodeGen/asm-cet.S | 27 ++ .../CodeGen/builtins-systemz-zvector-constrained.c | 4 +- clang/test/CodeGen/builtins-systemz-zvector.c | 4 +- .../builtins-systemz-zvector2-constrained.c | 4 +- clang/test/CodeGen/builtins-systemz-zvector2.c | 4 +- .../builtins-systemz-zvector3-constrained.c | 4 +- clang/test/CodeGen/builtins-systemz-zvector3.c | 4 +- clang/test/CodeGen/fma-builtins-constrained.c | 8 +- clang/test/CodeGenOpenCLCXX/addrspace_cast.cl | 7 + clang/test/Driver/O.c | 2 +- clang/test/Driver/clang_f_opts.c | 4 +- clang/test/Driver/lto.c | 2 +- clang/test/Index/cxx.cl | 7 + clang/test/Parser/max-tokens.cpp | 6 +- clang/test/SemaCUDA/function-overload.cu | 146 +-------- clang/test/SemaOpenCLCXX/addrspace_cast.cl | 39 +++ .../test/SemaOpenCLCXX/addrspace_cast_ast_dump.cl | 13 + clang/tools/libclang/CIndex.cpp | 2 + clang/tools/libclang/CXCursor.cpp | 4 + clang/unittests/StaticAnalyzer/CMakeLists.txt | 1 + clang/unittests/StaticAnalyzer/CallEventTest.cpp | 89 ++++++ clang/utils/TableGen/SveEmitter.cpp | 15 +- compiler-rt/cmake/Modules/AddCompilerRT.cmake | 5 +- compiler-rt/cmake/base-config-ix.cmake | 3 +- libcxx/include/type_traits | 27 +- .../thread.lock.guard/adopt_lock.pass.cpp | 31 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 35 +-- .../meta.trans.other/common_type.pass.cpp | 66 +++- lldb/docs/man/lldb.rst | 13 +- lldb/include/lldb/DataFormatters/Mock.h | 26 ++ lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 69 +++-- .../step_over_breakpoint/TestStepOverBreakpoint.py | 1 + .../deleted-executable/TestDeletedExecutable.py | 1 + .../functionalities/load_unload/TestLoadUnload.py | 1 + .../postmortem/elf-core/TestLinuxCore.py | 12 + .../postmortem/netbsd-core/TestNetBSDCore.py | 6 + lldb/test/Shell/Driver/TestNoUseColor.test | 2 +- lldb/test/Shell/Driver/TestPositionalArgs.test | 32 ++ lldb/tools/driver/Driver.cpp | 20 +- lldb/unittests/DataFormatter/CMakeLists.txt | 1 + lldb/unittests/DataFormatter/MockTests.cpp | 46 +++ llvm/docs/CommandGuide/dsymutil.rst | 34 +-- llvm/include/llvm/Analysis/InlineAdvisor.h | 6 +- llvm/include/llvm/Analysis/Loads.h | 4 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 30 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 16 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 3 + llvm/include/llvm/CodeGen/TargetInstrInfo.h | 2 + .../llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 2 + .../llvm/DebugInfo/DWARF/DWARFDebugPubTable.h | 3 + llvm/include/llvm/DebugInfo/DWARF/DWARFFormValue.h | 2 + llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 1 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 22 ++ llvm/include/llvm/IR/Type.h | 41 ++- llvm/include/llvm/Target/GlobalISel/Combine.td | 19 +- llvm/lib/Analysis/Loads.cpp | 21 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 17 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 11 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 27 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 14 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 17 +- llvm/lib/CodeGen/ScalarizeMaskedMemIntrin.cpp | 17 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 8 +- llvm/lib/CodeGen/WinEHPrepare.cpp | 4 +- llvm/lib/DebugInfo/DWARF/DWARFCompileUnit.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFDebugArangeSet.cpp | 16 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDebugPubTable.cpp | 17 +- llvm/lib/DebugInfo/DWARF/DWARFFormValue.cpp | 9 +- llvm/lib/DebugInfo/DWARF/DWARFListTable.cpp | 19 +- llvm/lib/DebugInfo/DWARF/DWARFTypeUnit.cpp | 6 +- llvm/lib/IR/BasicBlock.cpp | 18 +- llvm/lib/IR/Verifier.cpp | 3 + .../Target/AArch64/AArch64InstructionSelector.cpp | 2 + llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 2 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 16 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 26 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 8 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 15 +- .../AMDGPU/MCTargetDesc/AMDGPUELFObjectWriter.cpp | 11 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 7 - llvm/lib/Target/AMDGPU/VOP1Instructions.td | 11 +- llvm/lib/Target/BPF/BPFInstrInfo.td | 2 +- .../Target/BPF/Disassembler/BPFDisassembler.cpp | 3 + llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp | 3 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 8 + llvm/lib/Target/PowerPC/PPCInstrInfo.h | 2 + llvm/lib/Target/PowerPC/PPCInstrQPX.td | 24 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 3 +- .../Target/WebAssembly/WebAssemblyDebugFixup.cpp | 5 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 2 + llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 3 +- llvm/lib/Transforms/IPO/Inliner.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 16 +- .../Instrumentation/AddressSanitizer.cpp | 2 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 11 +- llvm/lib/Transforms/Scalar/SROA.cpp | 8 +- .../Transforms/Scalar/TailRecursionElimination.cpp | 2 +- llvm/lib/Transforms/Utils/Local.cpp | 9 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 21 ++ .../Transforms/Vectorize/LoadStoreVectorizer.cpp | 70 ++++- .../Vectorize/LoopVectorizationPlanner.h | 2 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 35 ++- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 4 +- llvm/test/CodeGen/AArch64/GlobalISel/freeze.ll | 149 +++++++++ .../CodeGen/AArch64/GlobalISel/inline-memset.mir | 59 +++- .../CodeGen/AArch64/GlobalISel/legalize-freeze.mir | 70 +++++ .../GlobalISel/legalizer-info-validation.mir | 5 +- .../prelegalizercombiner-trivial-arith.mir | 126 ++++++++ .../CodeGen/AArch64/sve-intrinsics-matmul-fp32.ll | 13 + .../CodeGen/AArch64/sve-intrinsics-matmul-fp64.ll | 14 + .../CodeGen/AArch64/sve-intrinsics-matmul-int8.ll | 119 ++++++++ .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 340 ++++++--------------- .../AMDGPU/GlobalISel/regbankselect-load.mir | 320 ++++++++++++------- .../AMDGPU/atomic_optimizations_local_pointer.ll | 22 +- .../AMDGPU/atomic_optimizations_pixelshader.ll | 4 +- .../CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 30 ++ llvm/test/CodeGen/AMDGPU/extract-subvector.ll | 172 +++++++++-- llvm/test/CodeGen/AMDGPU/ptrmask.ll | 134 ++++++++ llvm/test/CodeGen/BPF/objdump_dis_all.ll | 26 ++ llvm/test/CodeGen/BPF/objdump_nop.ll | 19 ++ llvm/test/CodeGen/PowerPC/fma-mutate.ll | 47 ++- llvm/test/CodeGen/PowerPC/machine-combiner.ll | 110 +++++++ llvm/test/CodeGen/PowerPC/qpx-qvfmadd.ll | 16 +- llvm/test/CodeGen/SystemZ/vec-perm-14.ll | 27 ++ .../SystemZ/vector-constrained-fp-intrinsics.ll | 6 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 171 +++++++++++ llvm/test/CodeGen/X86/haddsub-undef.ll | 41 +++ .../X86/isel-postprocessing-test-fold-memop.ll | 14 + llvm/test/DebugInfo/COFF/udts-fixpoint.ll | 80 +++++ .../Inputs/dwarfdump.elf-mips64-64-bit-dwarf | Bin 15638 -> 0 bytes llvm/test/DebugInfo/X86/debug-frame-dwarf64.s | 40 +++ llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s | 14 +- .../X86/dwarfdump-debug-loclists-dwarf64.s | 54 ++++ llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s | 18 +- llvm/test/DebugInfo/X86/dwarfdump-header-64.s | 8 +- .../DebugInfo/X86/dwarfdump-rnglists-dwarf64.s | 42 ++- .../DebugInfo/X86/dwarfdump-str-offsets-macho.s | 8 +- .../X86/dwarfdump-str-offsets-v4-dwarf64-dwo.s | 6 +- .../X86/dwarfdump-str-offsets-v4-dwarf64-dwp.s | 4 +- llvm/test/DebugInfo/X86/dwarfdump-str-offsets.s | 8 +- llvm/test/DebugInfo/X86/dwp-dwarf64.s | 2 +- .../X86/single-location-inlined-param.mir | 114 +++++++ .../X86/single-location-interrupted-scope.mir | 182 +++++++++++ llvm/test/DebugInfo/X86/single-location.mir | 82 +++++ llvm/test/DebugInfo/dwarfdump-64-bit-dwarf.test | 45 --- llvm/test/MC/AMDGPU/labels-branch-err.s | 4 + .../test/Transforms/InstCombine/cast-mul-select.ll | 6 +- .../Transforms/InstCombine/sink_to_unreachable.ll | 72 +++++ .../X86/vectorize-i8-nested-add.ll | 165 ++++++++++ llvm/test/Transforms/LoopSimplify/convergent.ll | 25 ++ .../LoopVectorize/pr45679-fold-tail-by-masking.ll | 148 +++++++++ llvm/test/Verifier/preallocated-invalid.ll | 7 + llvm/test/tools/dsymutil/cmdline.test | 54 ++-- .../llvm-dwarfdump/X86/debug_info_min_dwarf64.s | 2 +- .../X86/debug_line_dwarf64_large_table.s | 4 +- .../llvm-dwarfdump/X86/debug_rnglists_dwarf64.s | 6 +- .../tools/llvm-dwarfdump/X86/typeunit-v4-dwarf64.s | 2 +- .../tools/llvm-dwarfdump/X86/typeunit-v5-dwarf64.s | 2 +- llvm/tools/dsymutil/Options.td | 3 +- llvm/tools/llvm-as-fuzzer/llvm-as-fuzzer.cpp | 3 +- llvm/tools/llvm-split/llvm-split.cpp | 6 +- .../DebugInfo/DWARF/DWARFFormValueTest.cpp | 6 +- llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 1 + .../clang/unittests/StaticAnalyzer/BUILD.gn | 1 + mlir/CMakeLists.txt | 11 +- .../mlir/Dialect/Linalg/Transforms/Transforms.h | 23 ++ mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h | 3 + mlir/include/mlir/Dialect/Vector/VectorOps.h | 9 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 141 ++++++--- mlir/include/mlir/IR/Builders.h | 1 + mlir/include/mlir/IR/OpBase.td | 4 + .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 2 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 69 +++-- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 65 ++-- .../Dialect/Affine/Transforms/SuperVectorize.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 30 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 169 ++++++++-- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 10 +- mlir/lib/IR/Builders.cpp | 7 +- mlir/lib/IR/OperationSupport.cpp | 2 +- .../AffineToStandard/lower-affine-to-vector.mlir | 18 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 18 ++ .../Conversion/VectorToLoops/vector-to-loops.mlir | 35 ++- .../Affine/SuperVectorize/vectorize_1d.mlir | 47 ++- .../Affine/SuperVectorize/vectorize_2d.mlir | 20 +- .../Affine/SuperVectorize/vectorize_3d.mlir | 2 +- mlir/test/Dialect/Linalg/promote.mlir | 15 +- mlir/test/Dialect/Vector/invalid.mlir | 69 ++++- mlir/test/Dialect/Vector/ops.mlir | 8 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 32 +- mlir/test/lib/Dialect/Test/TestOps.td | 8 +- mlir/test/lib/Transforms/TestLinalgTransforms.cpp | 16 +- mlir/test/mlir-tblgen/op-format.mlir | 7 + mlir/tools/mlir-opt/CMakeLists.txt | 18 +- mlir/tools/mlir-opt/mlir-opt.cpp | 4 + mlir/tools/mlir-tblgen/OpFormatGen.cpp | 10 +- mlir/tools/mlir-vulkan-runner/CMakeLists.txt | 5 + openmp/runtime/src/kmp_tasking.cpp | 5 +- openmp/runtime/test/tasking/omp_detach_taskwait.c | 26 ++ pstl/include/pstl/internal/algorithm_impl.h | 120 ++++++-- pstl/include/pstl/internal/memory_impl.h | 67 +++- .../include/pstl/internal/parallel_backend_utils.h | 118 +++++++ .../algorithms/alg.merge/inplace_merge.pass.cpp | 7 + .../alg.modifying.operations/remove.pass.cpp | 7 + .../alg.modifying.operations/rotate.pass.cpp | 3 + .../alg.modifying.operations/unique.pass.cpp | 6 + .../alg.sorting/alg.set.operations/set.pass.cpp | 151 ++++++++- .../alg.sorting/partial_sort_copy.pass.cpp | 5 + pstl/test/support/utils.h | 76 +++++ 280 files changed, 5861 insertions(+), 1870 deletions(-) create mode 100644 clang/lib/Headers/cet.h create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_matmul_fp32.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_matmul_fp64.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_mmla.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_sudot.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_usdot.c create mode 100644 clang/test/CodeGen/asm-cet.S create mode 100644 clang/test/CodeGenOpenCLCXX/addrspace_cast.cl create mode 100644 clang/test/Index/cxx.cl create mode 100644 clang/test/SemaOpenCLCXX/addrspace_cast.cl create mode 100644 clang/test/SemaOpenCLCXX/addrspace_cast_ast_dump.cl create mode 100644 clang/unittests/StaticAnalyzer/CallEventTest.cpp create mode 100644 lldb/include/lldb/DataFormatters/Mock.h create mode 100644 lldb/test/Shell/Driver/TestPositionalArgs.test create mode 100644 lldb/unittests/DataFormatter/MockTests.cpp create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/freeze.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-freeze.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-matmul-fp32.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-matmul-fp64.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-matmul-int8.ll create mode 100644 llvm/test/CodeGen/AMDGPU/ptrmask.ll create mode 100644 llvm/test/CodeGen/BPF/objdump_dis_all.ll create mode 100644 llvm/test/CodeGen/BPF/objdump_nop.ll create mode 100644 llvm/test/CodeGen/SystemZ/vec-perm-14.ll create mode 100644 llvm/test/CodeGen/X86/isel-postprocessing-test-fold-memop.ll create mode 100644 llvm/test/DebugInfo/COFF/udts-fixpoint.ll delete mode 100755 llvm/test/DebugInfo/Inputs/dwarfdump.elf-mips64-64-bit-dwarf create mode 100644 llvm/test/DebugInfo/X86/debug-frame-dwarf64.s create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-loclists-dwarf64.s create mode 100644 llvm/test/DebugInfo/X86/single-location-inlined-param.mir create mode 100644 llvm/test/DebugInfo/X86/single-location-interrupted-scope.mir create mode 100644 llvm/test/DebugInfo/X86/single-location.mir delete mode 100644 llvm/test/DebugInfo/dwarfdump-64-bit-dwarf.test create mode 100644 llvm/test/MC/AMDGPU/labels-branch-err.s create mode 100644 llvm/test/Transforms/InstCombine/sink_to_unreachable.ll create mode 100644 llvm/test/Transforms/LoadStoreVectorizer/X86/vectorize-i8-neste [...] create mode 100644 llvm/test/Transforms/LoopSimplify/convergent.ll create mode 100644 llvm/test/Transforms/LoopVectorize/pr45679-fold-tail-by-masking.ll create mode 100644 openmp/runtime/test/tasking/omp_detach_taskwait.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (ba9e81bd0 -> 44e495adb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards ba9e81bd0 0: update: llvm-linux: boot new 44e495adb 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ba9e81bd0) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 184 +- 02-build_llvm/console.log | 12946 +++++++++++++++++------------------ 03-build_linux/console.log | 726 +- 04-boot_linux/console.log | 4 +- 05-check_regression/console.log | 18 +- 06-update_baseline/console.log | 24 +- console.log | 13902 +++++++++++++++++++------------------- jenkins/manifest.sh | 18 +- 8 files changed, 13916 insertions(+), 13906 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (eaae6dfc545 -> 4b2f37b2202)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project. from eaae6dfc545 [CodeGen] fix inline builtin-related breakage from D78162 adds aba4e3fa3bd [lldb] [PECOFF] Only use PECallFrameInfo on the one support [...] adds 964da818556 PR45350: Handle unsized array CXXConstructExprs in constant [...] adds bf1f5caf202 CET for Exception Handle adds 4a89d0de5e9 Enable IBT(Indirect Branch Tracking) in JIT with CET(Contro [...] adds bace7beb530 Backport 4878aa36d4a [ValueLattice] Add new state for undef [...] adds d9160ff3e92 [globalopt] Don't emit DWARF fragments for members of a str [...] adds 4b2f37b2202 [clang] fix undefined behaviour in RawComment::getFormattedText() No new revisions were added by this update. Summary of changes: clang/lib/AST/ExprConstant.cpp | 23 +- clang/lib/AST/RawCommentList.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 20 ++ .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 3 + llvm/include/llvm/Analysis/ValueLattice.h | 162 +++++---- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/ValueLattice.cpp | 6 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 34 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 2 +- llvm/lib/Target/X86/X86TargetMachine.h | 4 + llvm/lib/Transforms/IPO/GlobalOpt.cpp | 16 +- .../X86/indirect-branch-tracking-cm-lager.ll | 36 ++ .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 ++ .../Generic/global-sra-struct-zero-length.ll | 69 ++++ .../merge-range-and-undef.ll | 299 ++++++++++++++++ llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 ++++ llvm/test/Transforms/SCCP/float-phis.ll | 26 ++ llvm/test/Transforms/SCCP/int-phis.ll | 61 ++++ llvm/test/Transforms/SCCP/range-and-ip.ll | 47 +++ llvm/test/Transforms/SCCP/range-and.ll | 395 +++++++++++++++++++++ llvm/unittests/Analysis/ValueLatticeTest.cpp | 17 + 21 files changed, 1241 insertions(+), 85 deletions(-) create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-cm-lager.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/DebugInfo/Generic/global-sra-struct-zero-length.ll create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (ccada9bf1 -> 649f68869)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards ccada9bf1 0: update: llvm-linux: all new 649f68869 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ccada9bf1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-build_llvm/console.log | 12658 ++++++++++++++--------------- 03-build_linux/console.log | 3542 ++++----- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 8 +- 06-update_baseline/console.log | 18 +- console.log | 16358 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 16371 insertions(+), 16357 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allyesconfig updated (fff3a8464d4 -> dbb034947cc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allyesconfig in repository toolchain/ci/llvm-project. from fff3a8464d4 [lldb/test] Relax NSDate mock test for non-Apple platforms adds b593bfd4d8e [clang][SveEmitter] SVE builtins for `svusdot` and `svsudot` ACLE. adds 665da596854 [AArch64][GlobalISel] Add legalizer & selector support for [...] adds e3e15836af7 [clangd] Tidy up SelectionTree dumps with newlines adds e3aa4cd9dbc [lldb/test] Disable NSDate format check under _WIN32 adds 47cc6db928d Re-land [Debug][CodeView] Emit fully qualified names for globals adds ddff9799d2d [BPF] Prevent disassembly segfault for NOP insn adds 4a69eda6f31 [PowerPC][MachineCombiner] add testcase for reassociating F [...] adds ddcb3cf213e [TargetInstrInfo] add override function setSpecialOperandAt [...] adds 9971839942f fix build failure due to commit rGddcb3cf213e8 adds 82093e8fb7d [lldb/Driver] Fix handling on positional arguments adds 8e8f1bd75a9 [BPF] Return fail if disassembled insn registers out of range adds 27b4e6931d0 [NFC] Replace MaybeAlign with Align in TargetTransformInfo. adds e7e84ff24a5 Add cet.h for writing CET-enabled assembly code adds a204f22b424 [gn build] Port e7e84ff24a5 adds a6be4d17e34 [PowerPC-QPX] adjust operands order of qpx fma instructions. adds 6c848843664 [LoopSimplify] don't separate nested loops with convergent calls adds 62a9eca859d Test asm-cet.S fail for window clang adds 0af40120ad2 [gn build] Port 62a9eca859d adds eec758825d2 [BPF] fix an asan issue when disassemble an illegal instruction adds ad4f196e25c [NFC] [PowerPC] Refresh fma-mutate.ll using script adds 2bb16f94128 [lldb/Test] Skip TestPositionalArgs with lldb-repro new bcc0c894f38 Add cet.h for writing CET-enabled assembly code new a60baa3c430 [gn build] Port bcc0c894f38 new dbb034947cc Add support of the next Ubuntu (Ubuntu 20.10 - Groovy Gorilla) The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 23 +- clang-tools-extra/clangd/unittests/TweakTests.cpp | 9 + clang/include/clang/Basic/TargetBuiltins.h | 1 + clang/include/clang/Basic/arm_sve.td | 10 + clang/include/clang/Driver/Distro.h | 3 +- clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/Driver/Distro.cpp | 1 + clang/lib/Headers/CMakeLists.txt | 1 + clang/lib/Headers/cet.h | 66 ++++ .../aarch64-sve-intrinsics/acle_sve_sudot.c | 54 ++++ .../aarch64-sve-intrinsics/acle_sve_usdot.c | 54 ++++ clang/test/CodeGen/asm-cet.S | 27 ++ clang/utils/TableGen/SveEmitter.cpp | 10 +- lldb/docs/man/lldb.rst | 13 +- lldb/test/Shell/Driver/TestNoUseColor.test | 2 +- lldb/test/Shell/Driver/TestPositionalArgs.test | 32 ++ lldb/test/Shell/SymbolFile/PDB/variables.test | 4 +- lldb/tools/driver/Driver.cpp | 20 +- lldb/unittests/DataFormatter/MockTests.cpp | 4 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 30 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 16 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 2 + llvm/lib/Analysis/TargetTransformInfo.cpp | 17 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 63 ++-- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.h | 4 +- llvm/lib/CodeGen/ScalarizeMaskedMemIntrin.cpp | 17 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 2 + llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFInstrInfo.td | 2 +- .../Target/BPF/Disassembler/BPFDisassembler.cpp | 3 + llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 8 + llvm/lib/Target/PowerPC/PPCInstrInfo.h | 2 + llvm/lib/Target/PowerPC/PPCInstrQPX.td | 24 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 21 ++ llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 8 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 4 +- llvm/test/CodeGen/AArch64/GlobalISel/freeze.ll | 149 +++++++++ .../CodeGen/AArch64/GlobalISel/legalize-freeze.mir | 70 ++++ .../GlobalISel/legalizer-info-validation.mir | 5 +- llvm/test/CodeGen/BPF/objdump_dis_all.ll | 26 ++ llvm/test/CodeGen/BPF/objdump_nop.ll | 19 ++ llvm/test/CodeGen/PowerPC/fma-mutate.ll | 47 ++- llvm/test/CodeGen/PowerPC/machine-combiner.ll | 110 +++++++ llvm/test/CodeGen/PowerPC/qpx-qvfmadd.ll | 16 +- llvm/test/DebugInfo/COFF/global-constants.ll | 191 +++++------ llvm/test/DebugInfo/COFF/global_visibility.ll | 204 ++++++------ llvm/test/DebugInfo/COFF/globals.ll | 357 +++++++++++++++++---- llvm/test/DebugInfo/COFF/types-array-unsized.ll | 59 ++-- llvm/test/DebugInfo/COFF/udts-fixpoint.ll | 80 +++++ llvm/test/Transforms/LoopSimplify/convergent.ll | 25 ++ llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 1 + 51 files changed, 1482 insertions(+), 439 deletions(-) create mode 100644 clang/lib/Headers/cet.h create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_sudot.c create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_usdot.c create mode 100644 clang/test/CodeGen/asm-cet.S create mode 100644 lldb/test/Shell/Driver/TestPositionalArgs.test create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/freeze.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-freeze.mir create mode 100644 llvm/test/CodeGen/BPF/objdump_dis_all.ll create mode 100644 llvm/test/CodeGen/BPF/objdump_nop.ll create mode 100644 llvm/test/DebugInfo/COFF/udts-fixpoint.ll create mode 100644 llvm/test/Transforms/LoopSimplify/convergent.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2020