Tcwg-commits May 2020

tcwg-commits@lists.linaro.org

6 participants
13142 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (c7c6634180 -> ba311c5b10)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/binutils-gdb. from c7c6634180 [gdb/testsuite] Fix incorrect string concat in jit-elf.exp adds 02ff80c296 gdb: make two objfile functions return bool adds 843f4d9357 gdb/testsuite: Disable path and duplicate checks when parall [...] adds 09f20ec886 Automatic date update in version.in adds 90d00bbd9c Sync config and libiberty with GCC adds ba311c5b10 Have the linker's help text include the default setting of t [...] No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- config/ChangeLog | 9 +++++++++ config/cet.m4 | 18 ++++++++++++------ gdb/ChangeLog | 7 +++++++ gdb/objfiles.c | 19 ++++++++++--------- gdb/objfiles.h | 9 ++++++--- gdb/testsuite/ChangeLog | 5 +++++ gdb/testsuite/lib/check-test-names.exp | 20 ++++++++++++++++++++ ld/ChangeLog | 6 ++++++ ld/lexsup.c | 19 ++++++++++++++++++- libiberty/ChangeLog | 5 +++++ libiberty/configure | 12 +++++++++--- 12 files changed, 108 insertions(+), 23 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (8bd09add -> 095a1f79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/base-artifacts. discards 8bd09add 0: update: binutils-gcc-linux: all new 095a1f79 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (8bd09add) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 122 +- 02-prepare_abe/console.log | 408 +- 03-build_abe-binutils/console.log | 11784 ++++++------ 04-build_abe-stage1/console.log | 15855 ++++++++-------- 05-build_linux/console.log | 680 +- 06-boot_linux/console.log | 6 +- 07-check_regression/console.log | 12 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 16 +- 08-update_baseline/results.regressions | 2 +- console.log | 28847 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 12 files changed, 28860 insertions(+), 28886 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allyesconfig updated (89714e45f0b -> 6c0bd2f0230)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allyesconfig in repository toolchain/ci/gcc. from 89714e45f0b rs6000: Link with libc128.a for long-double-128. adds 45a6686e76b libstdc++: Fix incorrect size calculation in PMR resource [...] adds 6c0bd2f0230 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- libstdc++-v3/ChangeLog | 10 ++++++++++ libstdc++-v3/src/c++17/memory_resource.cc | 4 ++-- 3 files changed, 13 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allyesconfig updated (5fe7bfca -> 3a5ee416)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 5fe7bfca 0: update: binutils-gcc-linux: all new 3a5ee416 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (5fe7bfca) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-prepare_abe/console.log | 434 +- 03-build_abe-binutils/console.log | 11559 ++++++------- 04-build_abe-stage1/console.log | 13666 ++++++++------- 05-build_linux/console.log | 758 +- 06-boot_linux/console.log | 6 +- 07-check_regression/console.log | 2 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 10 +- 08-update_baseline/results.regressions | 2 +- console.log | 26455 +++++++++++++++--------------- jenkins/manifest.sh | 11 +- 12 files changed, 26502 insertions(+), 26533 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[gcc] branch releases/gcc-10 updated (a68d4b47a6b -> f2b77b928a5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-10 in repository gcc. from a68d4b47a6b ipa/94947 - avoid using externally_visible_p () new f2b77b928a5 Fortran : ICE in gfc_conv_array_constructor_expr PR93497 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/ChangeLog | 11 +++++++++++ gcc/fortran/decl.c | 5 +++++ gcc/fortran/resolve.c | 2 +- gcc/testsuite/ChangeLog | 11 +++++++++++ gcc/testsuite/gfortran.dg/pr88025.f90 | 2 +- gcc/testsuite/gfortran.dg/pr93497.f90 | 8 ++++++++ gcc/testsuite/gfortran.dg/pr93714_1.f90 | 4 ++-- gcc/testsuite/gfortran.dg/pr93714_2.f90 | 4 ++-- 8 files changed, 41 insertions(+), 6 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/pr93497.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (6da5672962c -> 2668775f666)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/llvm-project. from 6da5672962c [LLD] Rename iDTable -> idTable, NFC adds 123bee602a2 AMDGPU: Search for new ROCm bitcode library structure adds 14e18457113 HIP: Merge builtin library handling adds 58f1417ebc1 [AMDGPU] Order pos exports before param exports adds 774acdfb8c4 [clangd] Add metrics for selection tree and recovery expressions. adds e9536795a35 Add comment for SelectionDAGBuilder::SL field. adds c8c39185f35 [lld-macho] Re-add dylink-lazy test adds 87b6fd3e02c [lld-macho] Add support for creating and reading reexported dylibs adds 5c707fd97c4 [docs] Corrected inaccuracies in Common Problems section. adds ffcaed32ef1 [Matrix] Check non-dependent elt type before creating DepSi [...] adds bd80a8bb876 [GlobalISel][IRTranslator] New helper function translateCopy. NFC. adds 989be65b11f [GlobalISel][IRTranslator] Fix <1 x Ty> handling in ConstantExprs adds 5c10c6e0128 [PassBuilder] Moved ProfileSummaryAnalysis in buildInlinerP [...] adds b56b1e67e38 [gcov] Default coverage version to '408*' and delete CC1 op [...] adds 25a95f49b07 [gcov][test] Fix clang test adds 3d49d1cfa76 [WebAssembly] Implement pseudo-min/max SIMD instructions adds 93bd696347a [VectorCombine] add test to check for iterative improvements; NFC adds 8c72b0271b8 [CodeGen] Use Align in MachineConstantPool. adds 9f0b736126c [AMDGPU] Add AGPRs to getRegClassForSizeOnBank adds fc373522b04 [arm] Add big-endian version of pcrel fixups for adr instructions adds 01636c1eeac [X86] Remove the v16i8->v16i16 path for MULHS with AVX2. adds e5f602d82ca [ValueTracking] Let propagatesPoison support binops/unaryop [...] adds 9202df35b2f [FileCollector][NFC] Add comments adds bad61548b20 [Reproducers] Serialize process arguments in ProcessInfo adds cd83333fc8f [PowerPC] Fold redundant load immediates of zero and delete [...] adds ce195fb22b5 [libcxx] Re-commit: shared_ptr changes from library fundame [...] adds aa99da5ace4 Avoid binding pointers to "auto&" (by dereferencing the poi [...] adds d9166ad2728 [lldb/Driver] Support terminal resizing adds 661b234cbcf [MLIR] Rename SideEffects.td -> SideEffectInterfaces.td adds 11c8c2a551c [analyzer] SATestBuild.py: Fix support for #NOPREFIX. adds 7a17f3ccd10 [MLIR] Fix dependencies for Analysis libraries adds 6c29073efb0 PR45589: Properly decompose overloaded `&&` and `||` operat [...] adds 32f5ee830b0 [Attributor] Fixup block addresses after rewriting function [...] adds 363393c4b35 [libc++abi] Adjust XFAIL on macOS for bug that was fixed in [...] adds 66055230bf6 [TargetLoweringObjectFileImpl] Produce .text.hot. instead o [...] adds aa1eb5152d9 [X86][ISelLowering] refactor Varargs handling in X86ISelLow [...] adds 59ba19c56e1 [VirtualFileSystem] Add unit test that showcases YAMLVFSWriter bug adds 58bc507b6fe [VirtualFileSystem] Add unit test that showcases another YA [...] adds 56926ae0faa [SampleFDO] Rename llvm-profdata flag -partial-profile to - [...] adds 293c6d38212 Fix buildbots after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 0138cc01250 PowerPC: Treat llvm.fma.f* intrinsic as using CTR with SPE adds 1c44430e738 Fix buildbots #2 after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 99d60a1d0b3 [GlobalISel] Assign the correct location when combining G_SEXT. adds 473bdaf2e81 [mlir] Move Conversion/StandardToStandard to Dialect/Standa [...] adds a9e85626514 [GIsel] Update a comment and make it more precise. adds f490ca76b0e [x86][CGP] enable target hook to sink funnel shift intrinsi [...] adds 759465ee34c [YAMLVFSWriter] Fix for delimiters adds 452e2fc409d Revert of Revert of [mlir][shape] Tidy up shape.shape_of adds ab22f71dd75 [lldb/Reproducers] Also record directories FileSystem::Collect. adds 71ed66d97fd [AMDGPU] Make v4i64/v4f64/v8i64/v8f64 legal adds 2c861e8a121 [libc++][test] Properly mark libc++-only XFAILs adds e17a47b2d35 [libc][Obvious] Fix deps of few threads targets. adds 759bae956ab [lld-macho] Ignore -platform_version and -syslibroot flags. adds cb22ab74035 Add nomerge function attribute to supress tail merge optimi [...] adds 63c0e72b2f8 [mlir] Revisit std.subview handling of static information. adds 0796b170fb3 Fix error in TestNumThreads.py when frame.GetFunctionName r [...] adds d3eb51f0626 [ValueTracking] Fix crash in isGuaranteedNotToBeUndefOrPois [...] adds 96282b1a0c4 test commit adds 8aa2266fd8d [libcxx] Constrain function assignment operator (2574). adds af48351cc8f [Attributor][FIX] Stabilize the state of AAReturnedValues e [...] adds 302c492cc5d [LLDB] Fix minidebuginfo-set-and-hit-breakpoint.test for ar [...] adds fb2c4d50f14 [mlir] [VectorOps] Implement vector.constant_mask lowering [...] adds 6805a77eb66 [LLDB] Mark some xfails for arm-linux adds 67087a7b765 [LLDB] Fix typo in xfail decorator assert.test adds 272bc25bc14 [LoopReroll] Fix rerolling loop with use outside the loop adds 7d4167430c4 [gcov] Fix simultaneous .gcda creation/lock adds 085234bedc3 [cmake] Update creation of object library dependencies for [...] adds 782a4dd1a47 [PowerPC] Use add instead of addReg in ppc-early-ret pass adds d2a95698501 [mlir][Linalg] Allow reshapes to collapse to a zero-rank tensor. adds 5440d0a12d7 [mlir][Linalg] Add folders and canonicalizers for linalg.re [...] adds e9753822b5a [PowerPC] Respect SDNodeFlags in lowering SELECT_CC adds 49e6c191004 [mlir][StandardToLLVM] Add SinOp to LLVM dialect and loweri [...] adds 6bbad7285c4 [CostModel] Modify BasicTTI getCastInstrCost adds 8ffe8891cd5 [PowerPC] Exploit VSX neg, abs and nabs for f32 adds ad60ff70eb5 [NFC] Code cleanup in TargetInfo.cpp adds eef95f2746c [BrachProbablityInfo] Set edge probabilities at once. NFC. adds e59744fd9b4 [DebugInfo] Fortran module DebugInfo support in LLVM adds 678bd84c4df [DebugInfo] Fixes windows bot failure due to a test failure adds 524457edbc3 [mips] Fix typo in FileCheck directives - replace \0xa0 cha [...] adds cac6a26f381 [TableGen] Fix register class handling in TableGen's DAG IS [...] adds 2866c6cad47 [NFC] [PowerPC] Narrow fast-math flags in tests adds e25a2601aaa [libc++] [LWG3321] Mark "year_month_day_last::day() specifi [...] adds 855f0ce79bf [analyzer] Fix crash for non-pointers annotated as nonnull adds f8972662bc3 [examples] Skip building the Bye pass plugin on windows adds 1febe289827 [libcxx testing] Remove ALLOW_RETRIES from wait_for futures test adds e16111ce2fc [lldb] Also recognize DWARF UTF base types using their size adds 8cbd3f431a9 [analyzer] SATestBuild.py: Be defensive against corrupt pli [...] adds ab61fe41505 Revert "[libc++] [LWG3321] Mark "year_month_day_last::day() [...] adds 18a5428e602 [AMDGPU][MC][GFX9+] Enabled clamp for v_add_i32 and v_sub_i32 adds e072b20bdea [lldb] Merge PlatformXXX::ResolveExecutable adds 881c3bb6a73 [mlir] Adapted standard Alloc and Alloca ops to use new sid [...] adds f61f6ffe112 [compiler-rt] [builtin] Switch the return type of __atomic_ [...] adds 897d8ee5cd6 [StructurizeCFG] Fix region nodes ordering adds 9529597cf45 Recommit #2: "[LV] Induction Variable does not remain scala [...] adds 410644fbf76 Clang crash targeting ARM or Thumb when assembling a prel31 [...] adds 1b140a87a58 [MLIR] Nested regions test for Buffer Assginment adds 2668775f666 [LSR][ARM] Add new TTI hook to mark some LSR chains as profitable No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 17 + .../clangd/unittests/SelectionTests.cpp | 19 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 + clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Driver/CC1Options.td | 2 - clang/include/clang/Sema/Sema.h | 7 +- clang/lib/Basic/CodeGenOptions.cpp | 2 +- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGBuiltin.cpp | 16 + clang/lib/CodeGen/TargetInfo.cpp | 4 +- clang/lib/Driver/ToolChains/AMDGPU.cpp | 183 +- clang/lib/Driver/ToolChains/AMDGPU.h | 7 +- clang/lib/Driver/ToolChains/HIP.cpp | 72 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 - clang/lib/Headers/wasm_simd128.h | 20 + clang/lib/Sema/SemaConcept.cpp | 121 +- clang/lib/Sema/SemaExpr.cpp | 5 - clang/lib/Sema/SemaType.cpp | 10 +- .../Checkers/NonNullParamChecker.cpp | 8 +- clang/test/Analysis/UserNullabilityAnnotations.m | 13 + clang/test/CodeGen/builtins-wasm.c | 28 + clang/test/CodeGen/code-coverage.c | 8 +- .../Inputs/rocm-device-libs/amdgcn/bitcode/hip.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ockl.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_off.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_on.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_off.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_on.bc | 0 .../amdgcn/bitcode/oclc_finite_only_off.bc | 0 .../amdgcn/bitcode/oclc_finite_only_on.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1010.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1011.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1012.bc | 0 .../amdgcn/bitcode/oclc_isa_version_803.bc | 0 .../amdgcn/bitcode/oclc_isa_version_900.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_off.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_on.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_off.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_on.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ocml.bc | 0 .../rocm-device-libs/amdgcn/bitcode/opencl.bc | 0 .../Inputs/rocm-device-libs/lib/hip.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ockl.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_off.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_on.amdgcn.bc | 0 .../lib/oclc_daz_opt_off.amdgcn.bc | 0 .../rocm-device-libs/lib/oclc_daz_opt_on.amdgcn.bc | 0 .../lib/oclc_finite_only_off.amdgcn.bc | 0 .../lib/oclc_finite_only_on.amdgcn.bc | 0 .../lib/oclc_isa_version_1010.amdgcn.bc | 0 .../lib/oclc_isa_version_1011.amdgcn.bc | 0 .../lib/oclc_isa_version_1012.amdgcn.bc | 0 .../lib/oclc_isa_version_803.amdgcn.bc | 0 .../lib/oclc_isa_version_900.amdgcn.bc | 0 .../lib/oclc_unsafe_math_off.amdgcn.bc | 0 .../lib/oclc_unsafe_math_on.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_off.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_on.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ocml.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/opencl.amdgcn.bc | 0 clang/test/Driver/hip-device-libs.hip | 52 +- clang/test/Driver/rocm-device-libs.cl | 68 +- clang/test/SemaCXX/matrix-type.cpp | 98 - clang/test/SemaTemplate/constraints.cpp | 26 + .../test/{SemaCXX => SemaTemplate}/matrix-type.cpp | 121 +- clang/utils/analyzer/SATestBuild.py | 18 +- compiler-rt/lib/builtins/atomic.c | 9 +- compiler-rt/lib/profile/GCDAProfiling.c | 23 +- .../profile/Posix/instrprof-gcov-parallel.test | 2 - flang/include/flang/Optimizer/Dialect/FIROps.td | 2 +- libc/src/threads/linux/CMakeLists.txt | 2 +- libc/test/src/threads/CMakeLists.txt | 4 - libcxx/include/functional | 2 +- libcxx/include/memory | 128 +- libcxx/test/std/strings/c.strings/cuchar.pass.cpp | 2 +- .../futures.shared_future/wait_for.pass.cpp | 158 +- .../func.search/func.search.bm/default.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bm/pred.pass.cpp | 2 +- .../func.search/func.search.bmh/default.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bmh/pred.pass.cpp | 2 +- .../func.wrap.func.con/F_assign.pass.cpp | 20 + .../util.smartptr.shared/types.pass.cpp | 36 +- .../const_pointer_cast.pass.cpp | 10 +- .../dynamic_pointer_cast.pass.cpp | 10 +- .../reinterpret_pointer_cast.pass.cpp | 52 + .../static_pointer_cast.pass.cpp | 16 +- .../util.smartptr.shared.const/default.pass.cpp | 20 +- .../util.smartptr.shared.const/pointer.pass.cpp | 18 +- .../shared_ptr_copy_move.fail.cpp | 50 + .../shared_ptr_pointer.pass.cpp | 38 +- .../util.smartptr.shared.const/unique_ptr.pass.cpp | 33 +- .../make_shared.protected.fail.cpp | 3 +- .../util.smartptr.shared.obs/op_arrow.fail.cpp | 36 + .../util.smartptr.shared.obs/op_bool.pass.cpp | 21 +- .../{op_bool.pass.cpp => op_bracket.fail.cpp} | 25 +- .../util.smartptr.shared.obs/op_bracket.pass.cpp | 51 + .../shared_ptr_Y.pass.cpp | 1 + libcxx/www/cxx1z_status.html | 4 +- .../test/thread_local_destruction_order.pass.cpp | 17 +- lld/MachO/Config.h | 3 +- lld/MachO/Driver.cpp | 45 +- lld/MachO/InputFiles.cpp | 35 +- lld/MachO/InputFiles.h | 11 +- lld/MachO/Options.td | 5 + lld/MachO/SyntheticSections.cpp | 2 +- lld/MachO/Writer.cpp | 45 +- lld/test/MachO/dylink-lazy.s | 59 + lld/test/MachO/platform-version.test | 16 + lld/test/MachO/silent-ignore.test | 3 +- lld/test/MachO/sub-library.s | 74 + lldb/include/lldb/Core/IOHandler.h | 4 + lldb/include/lldb/Host/Editline.h | 17 +- lldb/include/lldb/Target/RemoteAwarePlatform.h | 4 + lldb/include/lldb/Utility/Args.h | 30 + lldb/source/Core/Debugger.cpp | 3 + lldb/source/Core/IOHandler.cpp | 6 + lldb/source/Host/common/Editline.cpp | 51 +- lldb/source/Host/common/FileSystem.cpp | 8 +- .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 143 -- lldb/source/Plugins/Platform/POSIX/PlatformPOSIX.h | 4 - .../Plugins/Platform/Windows/PlatformWindows.cpp | 105 -- .../Plugins/Platform/Windows/PlatformWindows.h | 5 - .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 25 +- lldb/source/Target/RemoteAwarePlatform.cpp | 146 ++ lldb/source/Utility/Args.cpp | 17 + lldb/source/Utility/ProcessInfo.cpp | 1 + .../load_using_paths/TestLoadUsingPaths.py | 1 + .../thread/num_threads/TestNumThreads.py | 2 + .../API/iohandler/resize/TestIOHandlerResize.py | 36 + lldb/test/API/python_api/thread/TestThreadAPI.py | 1 + .../ELF/minidebuginfo-set-and-hit-breakpoint.test | 2 +- lldb/test/Shell/Recognizer/assert.test | 1 + lldb/test/Shell/Reproducer/TestProcessList.test | 21 + .../DWARF/DW_TAG_basic_type_DW_ATE_UTF_nonC.ll | 82 + lldb/unittests/Utility/ArgsTest.cpp | 31 + llvm/cmake/modules/AddLLVM.cmake | 3 +- llvm/docs/GettingStarted.rst | 45 +- llvm/docs/LangRef.rst | 8 + llvm/examples/Bye/CMakeLists.txt | 22 +- llvm/include/llvm/Analysis/BranchProbabilityInfo.h | 10 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 7 + .../llvm/Analysis/TargetTransformInfoImpl.h | 9 +- llvm/include/llvm/Analysis/ValueTracking.h | 8 +- llvm/include/llvm/Bitcode/LLVMBitCodes.h | 1 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 19 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 4 + .../GlobalISel/LegalizationArtifactCombiner.h | 2 +- llvm/include/llvm/CodeGen/MachineConstantPool.h | 40 +- llvm/include/llvm/CodeGen/TargetLowering.h | 7 +- llvm/include/llvm/IR/Attributes.td | 3 + llvm/include/llvm/IR/DIBuilder.h | 9 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 72 +- llvm/include/llvm/IR/InstrTypes.h | 3 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 11 + llvm/include/llvm/ProfileData/GCOV.h | 10 +- llvm/include/llvm/Support/FileCollector.h | 33 +- llvm/include/llvm/Transforms/Instrumentation.h | 4 - llvm/lib/Analysis/BranchProbabilityInfo.cpp | 99 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 44 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 18 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 2 + llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 14 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 16 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 5 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 65 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 3 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineFunction.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 4 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 2 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 8 +- llvm/lib/IR/AsmWriter.cpp | 2 + llvm/lib/IR/Attributes.cpp | 2 + llvm/lib/IR/DIBuilder.cpp | 8 +- llvm/lib/IR/DebugInfoMetadata.cpp | 18 +- llvm/lib/IR/LLVMContextImpl.h | 19 +- llvm/lib/IR/Verifier.cpp | 1 + llvm/lib/Passes/PassBuilder.cpp | 16 +- llvm/lib/Support/VirtualFileSystem.cpp | 27 +- llvm/lib/Target/AArch64/AArch64FastISel.cpp | 6 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp | 92 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 26 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 39 + llvm/lib/Target/AMDGPU/SIInstructions.td | 21 + llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 2 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 20 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 4 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 15 +- llvm/lib/Target/ARM/ARMConstantPoolValue.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantPoolValue.h | 14 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 9 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 22 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 16 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 12 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 18 + llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 2 + llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 20 +- .../Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp | 30 +- llvm/lib/Target/ARM/ThumbRegisterInfo.cpp | 4 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 15 +- llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp | 6 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 10 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 24 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 3 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 18 + llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 19 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 1 + .../Target/SystemZ/SystemZConstantPoolValue.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZConstantPoolValue.h | 2 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 6 + llvm/lib/Target/X86/X86FastISel.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 418 +++-- llvm/lib/Target/X86/X86ISelLowering.h | 5 + llvm/lib/Target/X86/X86InstrInfo.cpp | 2 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 3 +- llvm/lib/Target/XCore/XCoreInstrInfo.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 8 + llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 46 +- .../Transforms/Instrumentation/GCOVProfiling.cpp | 9 +- .../Transforms/Instrumentation/PoisonChecking.cpp | 25 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopRerollPass.cpp | 6 + llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 16 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 136 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 4 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 13 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 11 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 14 +- llvm/test/Analysis/CostModel/AArch64/cast.ll | 10 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 58 +- .../CostModel/X86/masked-intrinsic-cost.ll | 2 +- llvm/test/Analysis/ScalarEvolution/nsw.ll | 8 +- llvm/test/Assembler/dimodule.ll | 4 +- llvm/test/Bitcode/DIModule-clang-module.ll | 22 + llvm/test/Bitcode/DIModule-clang-module.ll.bc | Bin 0 -> 1580 bytes llvm/test/Bitcode/DIModule-fortran-module.ll | 34 + llvm/test/Bitcode/DIModule-fortran-module.ll.bc | Bin 0 -> 1948 bytes llvm/test/CMakeLists.txt | 6 +- .../AArch64/GlobalISel/arm64-irtranslator.ll | 10 +- .../AArch64/GlobalISel/combine-ext-debugloc.mir | 2 +- .../AArch64/GlobalISel/combine-sext-debugloc.mir | 50 + .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 24 + llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 204 ++- llvm/test/CodeGen/AMDGPU/extract_vector_dynelt.ll | 36 +- llvm/test/CodeGen/AMDGPU/idot2.ll | 110 +- llvm/test/CodeGen/AMDGPU/insert_vector_dynelt.ll | 41 +- llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 148 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 46 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 76 +- llvm/test/CodeGen/AMDGPU/saddo.ll | 354 ++-- llvm/test/CodeGen/AMDGPU/select.f16.ll | 368 ++-- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 32 +- llvm/test/CodeGen/AMDGPU/shift-i128.ll | 456 ++--- llvm/test/CodeGen/AMDGPU/shift-i64-opts.ll | 10 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 98 +- llvm/test/CodeGen/AMDGPU/vector-alloca-bitcast.ll | 22 +- llvm/test/CodeGen/AMDGPU/wait.ll | 4 +- llvm/test/CodeGen/PowerPC/combine-fneg.ll | 4 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret-verify.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret.mir | 14 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 2 +- llvm/test/CodeGen/PowerPC/float-logic-ops.ll | 6 +- llvm/test/CodeGen/PowerPC/fma-assoc.ll | 8 +- llvm/test/CodeGen/PowerPC/fma-combine.ll | 24 +- llvm/test/CodeGen/PowerPC/fma-mutate.ll | 2 +- llvm/test/CodeGen/PowerPC/fma-negate.ll | 40 +- llvm/test/CodeGen/PowerPC/fma-precision.ll | 68 +- llvm/test/CodeGen/PowerPC/fma.ll | 6 + llvm/test/CodeGen/PowerPC/fmf-propagation.ll | 46 +- llvm/test/CodeGen/PowerPC/fold-remove-li.ll | 40 + llvm/test/CodeGen/PowerPC/fsub-fneg.ll | 6 +- llvm/test/CodeGen/PowerPC/load-two-flts.ll | 24 +- llvm/test/CodeGen/PowerPC/pow.75.ll | 24 +- llvm/test/CodeGen/PowerPC/ppc64-P9-setb.ll | 20 +- llvm/test/CodeGen/PowerPC/qpx-recipest.ll | 28 +- llvm/test/CodeGen/PowerPC/recipest.ll | 46 +- llvm/test/CodeGen/PowerPC/repeated-fp-divisors.ll | 4 +- llvm/test/CodeGen/PowerPC/save-crbp-ppc32svr4.ll | 3 +- llvm/test/CodeGen/PowerPC/scalar-equal.ll | 42 +- llvm/test/CodeGen/PowerPC/scalar-min-max.ll | 32 +- llvm/test/CodeGen/PowerPC/scalar_cmp.ll | 244 +-- llvm/test/CodeGen/PowerPC/spe.ll | 67 + llvm/test/CodeGen/PowerPC/vec-min-max.ll | 8 +- .../CodeGen/PowerPC/vsx-fma-mutate-trivial-copy.ll | 6 +- llvm/test/CodeGen/PowerPC/vsx-recip-est.ll | 8 +- .../LowOverheadLoops/lsr-profitable-chain.ll | 69 + llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 40 + llvm/test/CodeGen/X86/vec_smulo.ll | 147 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 103 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-256.ll | 32 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll | 108 +- llvm/test/DebugInfo/X86/Fortran-DIModule.ll | 44 + llvm/test/Feature/load_extension.ll | 1 + llvm/test/MC/AMDGPU/gfx10_asm_all.s | 6 + llvm/test/MC/AMDGPU/vop3-gfx9.s | 16 + llvm/test/MC/ARM/error-location.s | 18 + llvm/test/MC/ARM/pcrel-global.s | 2 + .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 6 + llvm/test/MC/Disassembler/AMDGPU/vop3_gfx9.txt | 5 + llvm/test/MC/Mips/micromips-jump-pc-region.s | 2 +- llvm/test/MC/Mips/mips-jump-pc-region.s | 4 +- llvm/test/MC/WebAssembly/simd-encodings.s | 12 + llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 4 +- llvm/test/TableGen/dag-isel-regclass-emit-enum.td | 39 + llvm/test/Transforms/Attributor/misc_crash.ll | 33 + llvm/test/Transforms/Attributor/returned.ll | 47 +- llvm/test/Transforms/CodeGenPrepare/X86/section.ll | 6 + .../CodeGenPrepare/X86/x86-shuffle-sink.ll | 70 +- .../test/Transforms/DivRemPairs/PowerPC/pr45885.ll | 24 + .../{return-block.ll => exit-block.ll} | 36 +- llvm/test/Transforms/GCOVProfiling/version.ll | 4 +- llvm/test/Transforms/LoopReroll/external_use.ll | 60 + .../LoopStrengthReduce/ARM/vctp-chains.ll | 257 +++ .../extractvalue-no-scalarization-required.ll | 6 - .../Transforms/LoopVectorize/AArch64/pr36032.ll | 6 - llvm/test/Transforms/LoopVectorize/ARM/sphinx.ll | 3 - ...idate-cm-after-invalidating-interleavegroups.ll | 3 +- .../LoopVectorize/PowerPC/vectorize-bswap.ll | 3 - .../SystemZ/predicated-first-order-recurrence.ll | 7 +- .../Transforms/LoopVectorize/X86/constant-fold.ll | 19 + .../LoopVectorize/X86/imprecise-through-phis.ll | 3 - .../LoopVectorize/X86/load-deref-pred.ll | 686 ++++--- .../LoopVectorize/X86/masked_load_store.ll | 597 +++--- .../LoopVectorize/X86/metadata-enable.ll | 486 +++-- llvm/test/Transforms/LoopVectorize/X86/optsize.ll | 156 +- llvm/test/Transforms/LoopVectorize/X86/pr35432.ll | 20 +- llvm/test/Transforms/LoopVectorize/X86/pr36524.ll | 3 - .../Transforms/LoopVectorize/X86/small-size.ll | 376 +++- .../LoopVectorize/X86/strided_load_cost.ll | 3 - .../LoopVectorize/X86/vect.omp.force.small-tc.ll | 30 +- .../X86/x86-interleaved-accesses-masked-group.ll | 1921 ++++++++++++++++++-- .../Transforms/LoopVectorize/fcmp-vectorize.ll | 2 - .../first-order-recurrence-complex.ll | 18 +- .../LoopVectorize/float-minmax-instruction-flag.ll | 3 - .../Transforms/LoopVectorize/if-pred-stores.ll | 27 +- llvm/test/Transforms/LoopVectorize/if-reduction.ll | 4 +- .../multiple-strides-vectorization.ll | 94 +- llvm/test/Transforms/LoopVectorize/pr35773.ll | 3 - .../LoopVectorize/pr44488-predication.ll | 75 +- .../runtime-check-needed-but-empty.ll | 6 - .../LoopVectorize/vector-intrinsic-call-cost.ll | 3 - .../Transforms/SLPVectorizer/X86/load-merge.ll | 14 +- llvm/test/Transforms/SimplifyCFG/nomerge.ll | 71 + .../StructurizeCFG/interleaved-loop-order.ll | 262 +++ .../Transforms/VectorCombine/X86/insert-binop.ll | 20 + llvm/test/tools/llvm-profdata/show-prof-info.test | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 19 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 49 + llvm/unittests/IR/MetadataTest.cpp | 35 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 64 + llvm/utils/TableGen/DAGISelMatcherGen.cpp | 16 +- .../standalone/include/Standalone/StandaloneOps.td | 2 +- mlir/examples/toy/Ch2/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch3/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch4/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch5/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch6/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch7/include/toy/Ops.td | 2 +- mlir/include/mlir/Dialect/AVX512/AVX512.td | 2 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 27 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 2 +- mlir/include/mlir/Dialect/SCF/SCFOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 6 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 140 +- .../StandardOps/Transforms/FuncConversions.h} | 10 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 2 +- mlir/include/mlir/Interfaces/CMakeLists.txt | 2 +- .../{SideEffects.td => SideEffectInterfaces.td} | 5 +- mlir/include/mlir/Interfaces/SideEffects.h | 7 + mlir/lib/Analysis/CMakeLists.txt | 6 + mlir/lib/Conversion/CMakeLists.txt | 1 - .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 96 +- .../Conversion/StandardToStandard/CMakeLists.txt | 12 - mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 131 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 648 ++++--- .../Dialect/StandardOps/Transforms/CMakeLists.txt | 3 +- .../StandardOps/Transforms/FuncConversions.cpp} | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 52 +- .../StandardToLLVM/convert-to-llvmir.mlir | 105 +- mlir/test/Conversion/StandardToLLVM/invalid.mlir | 2 +- .../StandardToLLVM/standard-to-llvm.mlir | 10 + .../Conversion/StandardToSPIRV/legalization.mlir | 11 +- .../StandardToSPIRV/subview-to-spirv.mlir | 2 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 17 + mlir/test/Dialect/Affine/ops.mlir | 4 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 3 + mlir/test/Dialect/Linalg/canonicalize.mlir | 156 +- mlir/test/Dialect/Linalg/llvm.mlir | 145 +- mlir/test/Dialect/Linalg/promote.mlir | 18 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 23 + mlir/test/Dialect/Shape/ops.mlir | 5 + .../Dialect/Vector/vector-contract-transforms.mlir | 46 + mlir/test/IR/core-ops.mlir | 60 +- mlir/test/IR/invalid-ops.mlir | 127 +- mlir/test/Target/vector-to-llvm-ir.mlir | 23 + mlir/test/Transforms/buffer-placement.mlir | 49 +- mlir/test/Transforms/canonicalize.mlir | 168 +- mlir/test/lib/Dialect/Test/CMakeLists.txt | 2 +- mlir/test/lib/Dialect/Test/TestOps.td | 4 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Transforms/CMakeLists.txt | 2 +- mlir/test/mlir-tblgen/op-decl.td | 2 +- mlir/test/mlir-tblgen/op-side-effects.td | 2 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 2 +- 441 files changed, 10998 insertions(+), 5400 deletions(-) copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/hip.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ockl.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_off. [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_on.a [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ocml.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/opencl.amdgcn.bc create mode 100644 clang/test/SemaTemplate/constraints.cpp copy clang/test/{SemaCXX => SemaTemplate}/matrix-type.cpp (67%) create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] copy libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.shared/util.smar [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 lld/test/MachO/dylink-lazy.s create mode 100644 lld/test/MachO/platform-version.test create mode 100644 lld/test/MachO/sub-library.s create mode 100644 lldb/test/API/iohandler/resize/TestIOHandlerResize.py create mode 100644 lldb/test/Shell/Reproducer/TestProcessList.test create mode 100644 lldb/test/Shell/SymbolFile/DWARF/DW_TAG_basic_type_DW_ATE_UTF_nonC.ll create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll.bc create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll.bc create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-sext-debugloc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-constantexpr.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold-remove-li.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/lsr-profitable-chain.ll create mode 100644 llvm/test/DebugInfo/X86/Fortran-DIModule.ll create mode 100644 llvm/test/TableGen/dag-isel-regclass-emit-enum.td create mode 100644 llvm/test/Transforms/DivRemPairs/PowerPC/pr45885.ll rename llvm/test/Transforms/GCOVProfiling/{return-block.ll => exit-block.ll} (68%) create mode 100644 llvm/test/Transforms/LoopReroll/external_use.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/ARM/vctp-chains.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/nomerge.ll create mode 100644 llvm/test/Transforms/StructurizeCFG/interleaved-loop-order.ll rename mlir/include/mlir/{Conversion/StandardToStandard/StandardToStandard.h => Di [...] rename mlir/include/mlir/Interfaces/{SideEffects.td => SideEffectInterfaces.td} (97%) delete mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt rename mlir/lib/{Conversion/StandardToStandard/StandardToStandard.cpp => Dialect/S [...] create mode 100644 mlir/test/Target/vector-to-llvm-ir.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (fe475684 -> 42688753)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards fe475684 0: update: llvm-linux: all new 42688753 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (fe475684) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 216 +- 02-build_llvm/console.log | 13010 +++++++++++++++++------------------ 03-build_linux/console.log | 782 +-- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 14 +- 06-update_baseline/console.log | 16 +- console.log | 14040 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 14044 insertions(+), 14044 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig updated (7f2db993500 -> 2668775f666)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig in repository toolchain/ci/llvm-project. from 7f2db993500 [PATCH] #pragma float_control should be permitted in namesp [...] adds 691e8269959 Revert "[mlir] Revisit std.subview handling of static infor [...] adds 5d7f5ca0e38 Add Linux SVE Ptrace macros. adds f242950fdf7 Fold single-use variables into assert adds 6da5672962c [LLD] Rename iDTable -> idTable, NFC adds 123bee602a2 AMDGPU: Search for new ROCm bitcode library structure adds 14e18457113 HIP: Merge builtin library handling adds 58f1417ebc1 [AMDGPU] Order pos exports before param exports adds 774acdfb8c4 [clangd] Add metrics for selection tree and recovery expressions. adds e9536795a35 Add comment for SelectionDAGBuilder::SL field. adds c8c39185f35 [lld-macho] Re-add dylink-lazy test adds 87b6fd3e02c [lld-macho] Add support for creating and reading reexported dylibs adds 5c707fd97c4 [docs] Corrected inaccuracies in Common Problems section. adds ffcaed32ef1 [Matrix] Check non-dependent elt type before creating DepSi [...] adds bd80a8bb876 [GlobalISel][IRTranslator] New helper function translateCopy. NFC. adds 989be65b11f [GlobalISel][IRTranslator] Fix <1 x Ty> handling in ConstantExprs adds 5c10c6e0128 [PassBuilder] Moved ProfileSummaryAnalysis in buildInlinerP [...] adds b56b1e67e38 [gcov] Default coverage version to '408*' and delete CC1 op [...] adds 25a95f49b07 [gcov][test] Fix clang test adds 3d49d1cfa76 [WebAssembly] Implement pseudo-min/max SIMD instructions adds 93bd696347a [VectorCombine] add test to check for iterative improvements; NFC adds 8c72b0271b8 [CodeGen] Use Align in MachineConstantPool. adds 9f0b736126c [AMDGPU] Add AGPRs to getRegClassForSizeOnBank adds fc373522b04 [arm] Add big-endian version of pcrel fixups for adr instructions adds 01636c1eeac [X86] Remove the v16i8->v16i16 path for MULHS with AVX2. adds e5f602d82ca [ValueTracking] Let propagatesPoison support binops/unaryop [...] adds 9202df35b2f [FileCollector][NFC] Add comments adds bad61548b20 [Reproducers] Serialize process arguments in ProcessInfo adds cd83333fc8f [PowerPC] Fold redundant load immediates of zero and delete [...] adds ce195fb22b5 [libcxx] Re-commit: shared_ptr changes from library fundame [...] adds aa99da5ace4 Avoid binding pointers to "auto&" (by dereferencing the poi [...] adds d9166ad2728 [lldb/Driver] Support terminal resizing adds 661b234cbcf [MLIR] Rename SideEffects.td -> SideEffectInterfaces.td adds 11c8c2a551c [analyzer] SATestBuild.py: Fix support for #NOPREFIX. adds 7a17f3ccd10 [MLIR] Fix dependencies for Analysis libraries adds 6c29073efb0 PR45589: Properly decompose overloaded `&&` and `||` operat [...] adds 32f5ee830b0 [Attributor] Fixup block addresses after rewriting function [...] adds 363393c4b35 [libc++abi] Adjust XFAIL on macOS for bug that was fixed in [...] adds 66055230bf6 [TargetLoweringObjectFileImpl] Produce .text.hot. instead o [...] adds aa1eb5152d9 [X86][ISelLowering] refactor Varargs handling in X86ISelLow [...] adds 59ba19c56e1 [VirtualFileSystem] Add unit test that showcases YAMLVFSWriter bug adds 58bc507b6fe [VirtualFileSystem] Add unit test that showcases another YA [...] adds 56926ae0faa [SampleFDO] Rename llvm-profdata flag -partial-profile to - [...] adds 293c6d38212 Fix buildbots after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 0138cc01250 PowerPC: Treat llvm.fma.f* intrinsic as using CTR with SPE adds 1c44430e738 Fix buildbots #2 after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 99d60a1d0b3 [GlobalISel] Assign the correct location when combining G_SEXT. adds 473bdaf2e81 [mlir] Move Conversion/StandardToStandard to Dialect/Standa [...] adds a9e85626514 [GIsel] Update a comment and make it more precise. adds f490ca76b0e [x86][CGP] enable target hook to sink funnel shift intrinsi [...] adds 759465ee34c [YAMLVFSWriter] Fix for delimiters adds 452e2fc409d Revert of Revert of [mlir][shape] Tidy up shape.shape_of adds ab22f71dd75 [lldb/Reproducers] Also record directories FileSystem::Collect. adds 71ed66d97fd [AMDGPU] Make v4i64/v4f64/v8i64/v8f64 legal adds 2c861e8a121 [libc++][test] Properly mark libc++-only XFAILs adds e17a47b2d35 [libc][Obvious] Fix deps of few threads targets. adds 759bae956ab [lld-macho] Ignore -platform_version and -syslibroot flags. adds cb22ab74035 Add nomerge function attribute to supress tail merge optimi [...] adds 63c0e72b2f8 [mlir] Revisit std.subview handling of static information. adds 0796b170fb3 Fix error in TestNumThreads.py when frame.GetFunctionName r [...] adds d3eb51f0626 [ValueTracking] Fix crash in isGuaranteedNotToBeUndefOrPois [...] adds 96282b1a0c4 test commit adds 8aa2266fd8d [libcxx] Constrain function assignment operator (2574). adds af48351cc8f [Attributor][FIX] Stabilize the state of AAReturnedValues e [...] adds 302c492cc5d [LLDB] Fix minidebuginfo-set-and-hit-breakpoint.test for ar [...] adds fb2c4d50f14 [mlir] [VectorOps] Implement vector.constant_mask lowering [...] adds 6805a77eb66 [LLDB] Mark some xfails for arm-linux adds 67087a7b765 [LLDB] Fix typo in xfail decorator assert.test adds 272bc25bc14 [LoopReroll] Fix rerolling loop with use outside the loop adds 7d4167430c4 [gcov] Fix simultaneous .gcda creation/lock adds 085234bedc3 [cmake] Update creation of object library dependencies for [...] adds 782a4dd1a47 [PowerPC] Use add instead of addReg in ppc-early-ret pass adds d2a95698501 [mlir][Linalg] Allow reshapes to collapse to a zero-rank tensor. adds 5440d0a12d7 [mlir][Linalg] Add folders and canonicalizers for linalg.re [...] adds e9753822b5a [PowerPC] Respect SDNodeFlags in lowering SELECT_CC adds 49e6c191004 [mlir][StandardToLLVM] Add SinOp to LLVM dialect and loweri [...] adds 6bbad7285c4 [CostModel] Modify BasicTTI getCastInstrCost adds 8ffe8891cd5 [PowerPC] Exploit VSX neg, abs and nabs for f32 adds ad60ff70eb5 [NFC] Code cleanup in TargetInfo.cpp adds eef95f2746c [BrachProbablityInfo] Set edge probabilities at once. NFC. adds e59744fd9b4 [DebugInfo] Fortran module DebugInfo support in LLVM adds 678bd84c4df [DebugInfo] Fixes windows bot failure due to a test failure adds 524457edbc3 [mips] Fix typo in FileCheck directives - replace \0xa0 cha [...] adds cac6a26f381 [TableGen] Fix register class handling in TableGen's DAG IS [...] adds 2866c6cad47 [NFC] [PowerPC] Narrow fast-math flags in tests adds e25a2601aaa [libc++] [LWG3321] Mark "year_month_day_last::day() specifi [...] adds 855f0ce79bf [analyzer] Fix crash for non-pointers annotated as nonnull adds f8972662bc3 [examples] Skip building the Bye pass plugin on windows adds 1febe289827 [libcxx testing] Remove ALLOW_RETRIES from wait_for futures test adds e16111ce2fc [lldb] Also recognize DWARF UTF base types using their size adds 8cbd3f431a9 [analyzer] SATestBuild.py: Be defensive against corrupt pli [...] adds ab61fe41505 Revert "[libc++] [LWG3321] Mark "year_month_day_last::day() [...] adds 18a5428e602 [AMDGPU][MC][GFX9+] Enabled clamp for v_add_i32 and v_sub_i32 adds e072b20bdea [lldb] Merge PlatformXXX::ResolveExecutable adds 881c3bb6a73 [mlir] Adapted standard Alloc and Alloca ops to use new sid [...] adds f61f6ffe112 [compiler-rt] [builtin] Switch the return type of __atomic_ [...] adds 897d8ee5cd6 [StructurizeCFG] Fix region nodes ordering adds 9529597cf45 Recommit #2: "[LV] Induction Variable does not remain scala [...] adds 410644fbf76 Clang crash targeting ARM or Thumb when assembling a prel31 [...] adds 1b140a87a58 [MLIR] Nested regions test for Buffer Assginment new 2668775f666 [LSR][ARM] Add new TTI hook to mark some LSR chains as profitable The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 17 + .../clangd/unittests/SelectionTests.cpp | 19 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 + clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Driver/CC1Options.td | 2 - clang/include/clang/Sema/Sema.h | 7 +- clang/lib/Basic/CodeGenOptions.cpp | 2 +- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGBuiltin.cpp | 16 + clang/lib/CodeGen/TargetInfo.cpp | 4 +- clang/lib/Driver/ToolChains/AMDGPU.cpp | 183 +- clang/lib/Driver/ToolChains/AMDGPU.h | 7 +- clang/lib/Driver/ToolChains/HIP.cpp | 72 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 - clang/lib/Headers/wasm_simd128.h | 20 + clang/lib/Sema/SemaConcept.cpp | 121 +- clang/lib/Sema/SemaExpr.cpp | 5 - clang/lib/Sema/SemaType.cpp | 10 +- .../Checkers/NonNullParamChecker.cpp | 8 +- clang/test/Analysis/UserNullabilityAnnotations.m | 13 + clang/test/CodeGen/builtins-wasm.c | 28 + clang/test/CodeGen/code-coverage.c | 8 +- .../Inputs/rocm-device-libs/amdgcn/bitcode/hip.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ockl.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_off.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_on.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_off.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_on.bc | 0 .../amdgcn/bitcode/oclc_finite_only_off.bc | 0 .../amdgcn/bitcode/oclc_finite_only_on.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1010.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1011.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1012.bc | 0 .../amdgcn/bitcode/oclc_isa_version_803.bc | 0 .../amdgcn/bitcode/oclc_isa_version_900.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_off.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_on.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_off.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_on.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ocml.bc | 0 .../rocm-device-libs/amdgcn/bitcode/opencl.bc | 0 .../Inputs/rocm-device-libs/lib/hip.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ockl.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_off.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_on.amdgcn.bc | 0 .../lib/oclc_daz_opt_off.amdgcn.bc | 0 .../rocm-device-libs/lib/oclc_daz_opt_on.amdgcn.bc | 0 .../lib/oclc_finite_only_off.amdgcn.bc | 0 .../lib/oclc_finite_only_on.amdgcn.bc | 0 .../lib/oclc_isa_version_1010.amdgcn.bc | 0 .../lib/oclc_isa_version_1011.amdgcn.bc | 0 .../lib/oclc_isa_version_1012.amdgcn.bc | 0 .../lib/oclc_isa_version_803.amdgcn.bc | 0 .../lib/oclc_isa_version_900.amdgcn.bc | 0 .../lib/oclc_unsafe_math_off.amdgcn.bc | 0 .../lib/oclc_unsafe_math_on.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_off.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_on.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ocml.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/opencl.amdgcn.bc | 0 clang/test/Driver/hip-device-libs.hip | 52 +- clang/test/Driver/rocm-device-libs.cl | 68 +- clang/test/SemaCXX/matrix-type.cpp | 98 - clang/test/SemaTemplate/constraints.cpp | 26 + .../test/{SemaCXX => SemaTemplate}/matrix-type.cpp | 121 +- clang/utils/analyzer/SATestBuild.py | 18 +- compiler-rt/lib/builtins/atomic.c | 9 +- compiler-rt/lib/profile/GCDAProfiling.c | 23 +- .../profile/Posix/instrprof-gcov-parallel.test | 2 - flang/include/flang/Optimizer/Dialect/FIROps.td | 2 +- libc/src/threads/linux/CMakeLists.txt | 2 +- libc/test/src/threads/CMakeLists.txt | 4 - libcxx/include/functional | 2 +- libcxx/include/memory | 128 +- libcxx/test/std/strings/c.strings/cuchar.pass.cpp | 2 +- .../futures.shared_future/wait_for.pass.cpp | 158 +- .../func.search/func.search.bm/default.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bm/pred.pass.cpp | 2 +- .../func.search/func.search.bmh/default.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bmh/pred.pass.cpp | 2 +- .../func.wrap.func.con/F_assign.pass.cpp | 20 + .../util.smartptr.shared/types.pass.cpp | 36 +- .../const_pointer_cast.pass.cpp | 10 +- .../dynamic_pointer_cast.pass.cpp | 10 +- .../reinterpret_pointer_cast.pass.cpp | 52 + .../static_pointer_cast.pass.cpp | 16 +- .../util.smartptr.shared.const/default.pass.cpp | 20 +- .../util.smartptr.shared.const/pointer.pass.cpp | 18 +- .../shared_ptr_copy_move.fail.cpp | 50 + .../shared_ptr_pointer.pass.cpp | 38 +- .../util.smartptr.shared.const/unique_ptr.pass.cpp | 33 +- .../make_shared.protected.fail.cpp | 3 +- .../util.smartptr.shared.obs/op_arrow.fail.cpp | 36 + .../util.smartptr.shared.obs/op_bool.pass.cpp | 21 +- .../{op_bool.pass.cpp => op_bracket.fail.cpp} | 25 +- .../util.smartptr.shared.obs/op_bracket.pass.cpp | 51 + .../shared_ptr_Y.pass.cpp | 1 + libcxx/www/cxx1z_status.html | 4 +- .../test/thread_local_destruction_order.pass.cpp | 17 +- lld/COFF/PDB.cpp | 8 +- lld/COFF/TypeMerger.h | 6 +- lld/MachO/Config.h | 3 +- lld/MachO/Driver.cpp | 45 +- lld/MachO/InputFiles.cpp | 35 +- lld/MachO/InputFiles.h | 11 +- lld/MachO/Options.td | 5 + lld/MachO/SyntheticSections.cpp | 2 +- lld/MachO/Writer.cpp | 45 +- lld/test/MachO/dylink-lazy.s | 59 + lld/test/MachO/platform-version.test | 16 + lld/test/MachO/silent-ignore.test | 3 +- lld/test/MachO/sub-library.s | 74 + lldb/include/lldb/Core/IOHandler.h | 4 + lldb/include/lldb/Host/Editline.h | 17 +- lldb/include/lldb/Target/RemoteAwarePlatform.h | 4 + lldb/include/lldb/Utility/Args.h | 30 + lldb/source/Core/Debugger.cpp | 3 + lldb/source/Core/IOHandler.cpp | 6 + lldb/source/Host/common/Editline.cpp | 51 +- lldb/source/Host/common/FileSystem.cpp | 8 +- .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 143 -- lldb/source/Plugins/Platform/POSIX/PlatformPOSIX.h | 4 - .../Plugins/Platform/Windows/PlatformWindows.cpp | 105 -- .../Plugins/Platform/Windows/PlatformWindows.h | 5 - .../Process/Linux/LinuxPTraceDefines_arm64sve.h | 253 +++ .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 25 +- lldb/source/Target/RemoteAwarePlatform.cpp | 146 ++ lldb/source/Utility/Args.cpp | 17 + lldb/source/Utility/ProcessInfo.cpp | 1 + .../load_using_paths/TestLoadUsingPaths.py | 1 + .../thread/num_threads/TestNumThreads.py | 2 + .../API/iohandler/resize/TestIOHandlerResize.py | 36 + lldb/test/API/python_api/thread/TestThreadAPI.py | 1 + .../ELF/minidebuginfo-set-and-hit-breakpoint.test | 2 +- lldb/test/Shell/Recognizer/assert.test | 1 + lldb/test/Shell/Reproducer/TestProcessList.test | 21 + .../DWARF/DW_TAG_basic_type_DW_ATE_UTF_nonC.ll | 82 + lldb/unittests/Utility/ArgsTest.cpp | 31 + llvm/cmake/modules/AddLLVM.cmake | 3 +- llvm/docs/GettingStarted.rst | 45 +- llvm/docs/LangRef.rst | 8 + llvm/examples/Bye/CMakeLists.txt | 22 +- llvm/include/llvm/Analysis/BranchProbabilityInfo.h | 10 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 7 + .../llvm/Analysis/TargetTransformInfoImpl.h | 9 +- llvm/include/llvm/Analysis/ValueTracking.h | 8 +- llvm/include/llvm/Bitcode/LLVMBitCodes.h | 1 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 19 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 4 + .../GlobalISel/LegalizationArtifactCombiner.h | 2 +- llvm/include/llvm/CodeGen/MachineConstantPool.h | 40 +- llvm/include/llvm/CodeGen/TargetLowering.h | 7 +- llvm/include/llvm/IR/Attributes.td | 3 + llvm/include/llvm/IR/DIBuilder.h | 9 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 72 +- llvm/include/llvm/IR/InstrTypes.h | 3 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 11 + llvm/include/llvm/ProfileData/GCOV.h | 10 +- llvm/include/llvm/Support/FileCollector.h | 33 +- llvm/include/llvm/Transforms/Instrumentation.h | 4 - llvm/lib/Analysis/BranchProbabilityInfo.cpp | 99 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 44 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 18 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 2 + llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 14 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 16 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 5 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 65 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 3 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineFunction.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 4 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 2 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 8 +- llvm/lib/IR/AsmWriter.cpp | 2 + llvm/lib/IR/Attributes.cpp | 2 + llvm/lib/IR/DIBuilder.cpp | 8 +- llvm/lib/IR/DebugInfoMetadata.cpp | 18 +- llvm/lib/IR/LLVMContextImpl.h | 19 +- llvm/lib/IR/Verifier.cpp | 1 + llvm/lib/Passes/PassBuilder.cpp | 16 +- llvm/lib/Support/VirtualFileSystem.cpp | 27 +- llvm/lib/Target/AArch64/AArch64FastISel.cpp | 6 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 4 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp | 92 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 26 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 39 + llvm/lib/Target/AMDGPU/SIInstructions.td | 21 + llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 2 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 20 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 4 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 15 +- llvm/lib/Target/ARM/ARMConstantPoolValue.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantPoolValue.h | 14 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 9 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 22 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 16 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 12 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 18 + llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 2 + llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 20 +- .../Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp | 30 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 3 +- llvm/lib/Target/ARM/ThumbRegisterInfo.cpp | 4 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 15 +- llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp | 6 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 10 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 24 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 3 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 18 + llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 19 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 1 + .../Target/SystemZ/SystemZConstantPoolValue.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZConstantPoolValue.h | 2 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 6 + llvm/lib/Target/X86/X86FastISel.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 418 +++-- llvm/lib/Target/X86/X86ISelLowering.h | 5 + llvm/lib/Target/X86/X86InstrInfo.cpp | 2 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 3 +- llvm/lib/Target/XCore/XCoreInstrInfo.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 8 + llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 46 +- .../Transforms/Instrumentation/GCOVProfiling.cpp | 9 +- .../Transforms/Instrumentation/PoisonChecking.cpp | 25 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopRerollPass.cpp | 6 + llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 16 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 136 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 4 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 13 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 11 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 14 +- llvm/test/Analysis/CostModel/AArch64/cast.ll | 10 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 58 +- .../CostModel/X86/masked-intrinsic-cost.ll | 2 +- llvm/test/Analysis/ScalarEvolution/nsw.ll | 8 +- llvm/test/Assembler/dimodule.ll | 4 +- llvm/test/Bitcode/DIModule-clang-module.ll | 22 + llvm/test/Bitcode/DIModule-clang-module.ll.bc | Bin 0 -> 1580 bytes llvm/test/Bitcode/DIModule-fortran-module.ll | 34 + llvm/test/Bitcode/DIModule-fortran-module.ll.bc | Bin 0 -> 1948 bytes llvm/test/CMakeLists.txt | 6 +- .../AArch64/GlobalISel/arm64-irtranslator.ll | 10 +- .../AArch64/GlobalISel/combine-ext-debugloc.mir | 2 +- .../AArch64/GlobalISel/combine-sext-debugloc.mir | 50 + .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 24 + llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 204 ++- llvm/test/CodeGen/AMDGPU/extract_vector_dynelt.ll | 36 +- llvm/test/CodeGen/AMDGPU/idot2.ll | 110 +- llvm/test/CodeGen/AMDGPU/insert_vector_dynelt.ll | 41 +- llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 148 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 46 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 76 +- llvm/test/CodeGen/AMDGPU/saddo.ll | 354 ++-- llvm/test/CodeGen/AMDGPU/select.f16.ll | 368 ++-- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 32 +- llvm/test/CodeGen/AMDGPU/shift-i128.ll | 456 ++--- llvm/test/CodeGen/AMDGPU/shift-i64-opts.ll | 10 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 98 +- llvm/test/CodeGen/AMDGPU/vector-alloca-bitcast.ll | 22 +- llvm/test/CodeGen/AMDGPU/wait.ll | 4 +- llvm/test/CodeGen/PowerPC/combine-fneg.ll | 4 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret-verify.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret.mir | 14 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 2 +- llvm/test/CodeGen/PowerPC/float-logic-ops.ll | 6 +- llvm/test/CodeGen/PowerPC/fma-assoc.ll | 8 +- llvm/test/CodeGen/PowerPC/fma-combine.ll | 24 +- llvm/test/CodeGen/PowerPC/fma-mutate.ll | 2 +- llvm/test/CodeGen/PowerPC/fma-negate.ll | 40 +- llvm/test/CodeGen/PowerPC/fma-precision.ll | 68 +- llvm/test/CodeGen/PowerPC/fma.ll | 6 + llvm/test/CodeGen/PowerPC/fmf-propagation.ll | 46 +- llvm/test/CodeGen/PowerPC/fold-remove-li.ll | 40 + llvm/test/CodeGen/PowerPC/fsub-fneg.ll | 6 +- llvm/test/CodeGen/PowerPC/load-two-flts.ll | 24 +- llvm/test/CodeGen/PowerPC/pow.75.ll | 24 +- llvm/test/CodeGen/PowerPC/ppc64-P9-setb.ll | 20 +- llvm/test/CodeGen/PowerPC/qpx-recipest.ll | 28 +- llvm/test/CodeGen/PowerPC/recipest.ll | 46 +- llvm/test/CodeGen/PowerPC/repeated-fp-divisors.ll | 4 +- llvm/test/CodeGen/PowerPC/save-crbp-ppc32svr4.ll | 3 +- llvm/test/CodeGen/PowerPC/scalar-equal.ll | 42 +- llvm/test/CodeGen/PowerPC/scalar-min-max.ll | 32 +- llvm/test/CodeGen/PowerPC/scalar_cmp.ll | 244 +-- llvm/test/CodeGen/PowerPC/spe.ll | 67 + llvm/test/CodeGen/PowerPC/vec-min-max.ll | 8 +- .../CodeGen/PowerPC/vsx-fma-mutate-trivial-copy.ll | 6 +- llvm/test/CodeGen/PowerPC/vsx-recip-est.ll | 8 +- .../LowOverheadLoops/lsr-profitable-chain.ll | 69 + llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 40 + llvm/test/CodeGen/X86/vec_smulo.ll | 147 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 103 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-256.ll | 32 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll | 108 +- llvm/test/DebugInfo/X86/Fortran-DIModule.ll | 44 + llvm/test/Feature/load_extension.ll | 1 + llvm/test/MC/AMDGPU/gfx10_asm_all.s | 6 + llvm/test/MC/AMDGPU/vop3-gfx9.s | 16 + llvm/test/MC/ARM/error-location.s | 18 + llvm/test/MC/ARM/pcrel-global.s | 2 + .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 6 + llvm/test/MC/Disassembler/AMDGPU/vop3_gfx9.txt | 5 + llvm/test/MC/Mips/micromips-jump-pc-region.s | 2 +- llvm/test/MC/Mips/mips-jump-pc-region.s | 4 +- llvm/test/MC/WebAssembly/simd-encodings.s | 12 + llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 4 +- llvm/test/TableGen/dag-isel-regclass-emit-enum.td | 39 + llvm/test/Transforms/Attributor/misc_crash.ll | 33 + llvm/test/Transforms/Attributor/returned.ll | 47 +- llvm/test/Transforms/CodeGenPrepare/X86/section.ll | 6 + .../CodeGenPrepare/X86/x86-shuffle-sink.ll | 70 +- .../test/Transforms/DivRemPairs/PowerPC/pr45885.ll | 24 + .../{return-block.ll => exit-block.ll} | 36 +- llvm/test/Transforms/GCOVProfiling/version.ll | 4 +- llvm/test/Transforms/LoopReroll/external_use.ll | 60 + .../LoopStrengthReduce/ARM/vctp-chains.ll | 257 +++ .../extractvalue-no-scalarization-required.ll | 6 - .../Transforms/LoopVectorize/AArch64/pr36032.ll | 6 - llvm/test/Transforms/LoopVectorize/ARM/sphinx.ll | 3 - ...idate-cm-after-invalidating-interleavegroups.ll | 3 +- .../LoopVectorize/PowerPC/vectorize-bswap.ll | 3 - .../SystemZ/predicated-first-order-recurrence.ll | 7 +- .../Transforms/LoopVectorize/X86/constant-fold.ll | 19 + .../LoopVectorize/X86/imprecise-through-phis.ll | 3 - .../LoopVectorize/X86/load-deref-pred.ll | 686 ++++--- .../LoopVectorize/X86/masked_load_store.ll | 597 +++--- .../LoopVectorize/X86/metadata-enable.ll | 486 +++-- llvm/test/Transforms/LoopVectorize/X86/optsize.ll | 156 +- llvm/test/Transforms/LoopVectorize/X86/pr35432.ll | 20 +- llvm/test/Transforms/LoopVectorize/X86/pr36524.ll | 3 - .../Transforms/LoopVectorize/X86/small-size.ll | 376 +++- .../LoopVectorize/X86/strided_load_cost.ll | 3 - .../LoopVectorize/X86/vect.omp.force.small-tc.ll | 30 +- .../X86/x86-interleaved-accesses-masked-group.ll | 1921 ++++++++++++++++++-- .../Transforms/LoopVectorize/fcmp-vectorize.ll | 2 - .../first-order-recurrence-complex.ll | 18 +- .../LoopVectorize/float-minmax-instruction-flag.ll | 3 - .../Transforms/LoopVectorize/if-pred-stores.ll | 27 +- llvm/test/Transforms/LoopVectorize/if-reduction.ll | 4 +- .../multiple-strides-vectorization.ll | 94 +- llvm/test/Transforms/LoopVectorize/pr35773.ll | 3 - .../LoopVectorize/pr44488-predication.ll | 75 +- .../runtime-check-needed-but-empty.ll | 6 - .../LoopVectorize/vector-intrinsic-call-cost.ll | 3 - .../Transforms/SLPVectorizer/X86/load-merge.ll | 14 +- llvm/test/Transforms/SimplifyCFG/nomerge.ll | 71 + .../StructurizeCFG/interleaved-loop-order.ll | 262 +++ .../Transforms/VectorCombine/X86/insert-binop.ll | 20 + llvm/test/tools/llvm-profdata/show-prof-info.test | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 19 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 49 + llvm/unittests/IR/MetadataTest.cpp | 35 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 64 + llvm/utils/TableGen/DAGISelMatcherGen.cpp | 16 +- .../standalone/include/Standalone/StandaloneOps.td | 2 +- mlir/examples/toy/Ch2/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch3/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch4/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch5/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch6/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch7/include/toy/Ops.td | 2 +- mlir/include/mlir/Dialect/AVX512/AVX512.td | 2 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 27 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 2 +- mlir/include/mlir/Dialect/SCF/SCFOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 6 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 67 +- .../StandardOps/Transforms/FuncConversions.h} | 10 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 2 +- mlir/include/mlir/Interfaces/CMakeLists.txt | 2 +- .../{SideEffects.td => SideEffectInterfaces.td} | 5 +- mlir/include/mlir/Interfaces/SideEffects.h | 7 + mlir/lib/Analysis/CMakeLists.txt | 6 + mlir/lib/Conversion/CMakeLists.txt | 1 - .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 96 +- .../Conversion/StandardToStandard/CMakeLists.txt | 12 - mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 131 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 44 +- .../Dialect/StandardOps/Transforms/CMakeLists.txt | 3 +- .../StandardOps/Transforms/FuncConversions.cpp} | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 52 +- .../StandardToLLVM/convert-to-llvmir.mlir | 74 +- .../StandardToLLVM/standard-to-llvm.mlir | 10 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 17 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 3 + mlir/test/Dialect/Linalg/canonicalize.mlir | 156 +- mlir/test/Dialect/Linalg/llvm.mlir | 145 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 23 + mlir/test/Dialect/Shape/ops.mlir | 5 + .../Dialect/Vector/vector-contract-transforms.mlir | 46 + mlir/test/Target/vector-to-llvm-ir.mlir | 23 + mlir/test/Transforms/buffer-placement.mlir | 49 +- mlir/test/Transforms/canonicalize.mlir | 12 + mlir/test/lib/Dialect/Test/CMakeLists.txt | 2 +- mlir/test/lib/Dialect/Test/TestOps.td | 4 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Transforms/CMakeLists.txt | 2 +- mlir/test/mlir-tblgen/op-decl.td | 2 +- mlir/test/mlir-tblgen/op-side-effects.td | 2 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 2 +- 439 files changed, 10706 insertions(+), 4878 deletions(-) copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/hip.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ockl.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_off. [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_on.a [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ocml.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/opencl.amdgcn.bc create mode 100644 clang/test/SemaTemplate/constraints.cpp copy clang/test/{SemaCXX => SemaTemplate}/matrix-type.cpp (67%) create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] copy libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.shared/util.smar [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 lld/test/MachO/dylink-lazy.s create mode 100644 lld/test/MachO/platform-version.test create mode 100644 lld/test/MachO/sub-library.s create mode 100644 lldb/source/Plugins/Process/Linux/LinuxPTraceDefines_arm64sve.h create mode 100644 lldb/test/API/iohandler/resize/TestIOHandlerResize.py create mode 100644 lldb/test/Shell/Reproducer/TestProcessList.test create mode 100644 lldb/test/Shell/SymbolFile/DWARF/DW_TAG_basic_type_DW_ATE_UTF_nonC.ll create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll.bc create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll.bc create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-sext-debugloc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-constantexpr.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold-remove-li.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/lsr-profitable-chain.ll create mode 100644 llvm/test/DebugInfo/X86/Fortran-DIModule.ll create mode 100644 llvm/test/TableGen/dag-isel-regclass-emit-enum.td create mode 100644 llvm/test/Transforms/DivRemPairs/PowerPC/pr45885.ll rename llvm/test/Transforms/GCOVProfiling/{return-block.ll => exit-block.ll} (68%) create mode 100644 llvm/test/Transforms/LoopReroll/external_use.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/ARM/vctp-chains.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/nomerge.ll create mode 100644 llvm/test/Transforms/StructurizeCFG/interleaved-loop-order.ll rename mlir/include/mlir/{Conversion/StandardToStandard/StandardToStandard.h => Di [...] rename mlir/include/mlir/Interfaces/{SideEffects.td => SideEffectInterfaces.td} (97%) delete mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt rename mlir/lib/{Conversion/StandardToStandard/StandardToStandard.cpp => Dialect/S [...] create mode 100644 mlir/test/Target/vector-to-llvm-ir.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig updated (c495556e -> 79e5786a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig in repository toolchain/ci/base-artifacts. discards c495556e 2: update: llvm-linux: 18696 new 79e5786a 2: update: llvm-linux: 18696 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c495556e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 162 +- 02-build_llvm/console.log | 12950 ++++++++++++++-------------- 03-build_linux/console.log | 718 +- 05-check_regression/console.log | 8 +- 05-check_regression/results.regressions | 8 +- 06-update_baseline/console.log | 36 +- 06-update_baseline/results.regressions | 8 +- console.log | 13874 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 9 files changed, 13916 insertions(+), 13856 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

[gcc] branch master updated (6cc6b087c8c -> f9f98e59a7f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 6cc6b087c8c c++: Add testcase for already-fixed PR [PR70642] new f9f98e59a7f Fortran : ICE in gfc_conv_array_constructor_expr PR93497 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/ChangeLog | 8 ++++++++ gcc/fortran/decl.c | 5 +++++ gcc/fortran/resolve.c | 2 +- gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/gfortran.dg/pr88025.f90 | 2 +- gcc/testsuite/gfortran.dg/pr93497.f90 | 8 ++++++++ gcc/testsuite/gfortran.dg/pr93714_1.f90 | 4 ++-- gcc/testsuite/gfortran.dg/pr93714_2.f90 | 4 ++-- 8 files changed, 35 insertions(+), 6 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/pr93497.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2020