Tcwg-commits May 2020

tcwg-commits@lists.linaro.org

6 participants
13142 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig updated (494c7ecef92 -> e59744fd9b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project. from 494c7ecef92 [NFC][AArch64] Update tests adds 40ef4274600 get rid of the NDEBUG usage in RecoveryExpr, NFC. adds 6b9e43c67e0 [Openmp][VE] Libomptarget plugin for NEC SX-Aurora adds 1952c86d614 [AArch64][CostModel] getCastInstrCost adds b4a8091a116 [ARM][CostModel] Improve getCastInstrCost adds 9682d0d5dcc [ARM] Refactor lower to S[LR]I optimization adds d6936be2ef8 [SveEmitter] Add builtins for svdup and svindex adds e114bdf072d [NFC][AArch64] More cast cost tests adds 9d6064ec49e Revert "[RISCV] Make CanLowerReturn protected for downstrea [...] adds 077d2d6802e [CodeGen][SVE] Add patterns for whole vector predicate select adds 9e32bf550d1 [libcxx testing] Remove ALLOW_RETRIES from sleep_for.pass.cpp adds bf2183374a6 [Target][ARM] Replace re-uses of old VPR values with VPNOTs adds 24bf8063d67 [Target][ARM] Replace outdated getARMVPTBlockMask function adds e143253fa8b DebugCounter.h - remove unused includes. NFC. adds 24ac6a2d7dd FuzzerCLI.h - reduce StringRef.h include to forward declara [...] adds 45aa1b88534 [X86][AVX] Use X86ISD::VPERM2X128 for blend-with-zero if op [...] adds f1f8cffce49 [NFC][AArch64] More casts tests... adds e03394c6a6f [CUDA][HIP] Workaround for resolving host device function a [...] adds 0387df7f02f [X86] combineX86ShuffleChain - use narrowShuffleMaskElts sc [...] adds 7f2db993500 [PATCH] #pragma float_control should be permitted in namesp [...] adds 691e8269959 Revert "[mlir] Revisit std.subview handling of static infor [...] adds 5d7f5ca0e38 Add Linux SVE Ptrace macros. adds f242950fdf7 Fold single-use variables into assert adds 6da5672962c [LLD] Rename iDTable -> idTable, NFC adds 123bee602a2 AMDGPU: Search for new ROCm bitcode library structure adds 14e18457113 HIP: Merge builtin library handling adds 58f1417ebc1 [AMDGPU] Order pos exports before param exports adds 774acdfb8c4 [clangd] Add metrics for selection tree and recovery expressions. adds e9536795a35 Add comment for SelectionDAGBuilder::SL field. adds c8c39185f35 [lld-macho] Re-add dylink-lazy test adds 87b6fd3e02c [lld-macho] Add support for creating and reading reexported dylibs adds 5c707fd97c4 [docs] Corrected inaccuracies in Common Problems section. adds ffcaed32ef1 [Matrix] Check non-dependent elt type before creating DepSi [...] adds bd80a8bb876 [GlobalISel][IRTranslator] New helper function translateCopy. NFC. adds 989be65b11f [GlobalISel][IRTranslator] Fix <1 x Ty> handling in ConstantExprs adds 5c10c6e0128 [PassBuilder] Moved ProfileSummaryAnalysis in buildInlinerP [...] adds b56b1e67e38 [gcov] Default coverage version to '408*' and delete CC1 op [...] adds 25a95f49b07 [gcov][test] Fix clang test adds 3d49d1cfa76 [WebAssembly] Implement pseudo-min/max SIMD instructions adds 93bd696347a [VectorCombine] add test to check for iterative improvements; NFC adds 8c72b0271b8 [CodeGen] Use Align in MachineConstantPool. adds 9f0b736126c [AMDGPU] Add AGPRs to getRegClassForSizeOnBank adds fc373522b04 [arm] Add big-endian version of pcrel fixups for adr instructions adds 01636c1eeac [X86] Remove the v16i8->v16i16 path for MULHS with AVX2. adds e5f602d82ca [ValueTracking] Let propagatesPoison support binops/unaryop [...] adds 9202df35b2f [FileCollector][NFC] Add comments adds bad61548b20 [Reproducers] Serialize process arguments in ProcessInfo adds cd83333fc8f [PowerPC] Fold redundant load immediates of zero and delete [...] adds ce195fb22b5 [libcxx] Re-commit: shared_ptr changes from library fundame [...] adds aa99da5ace4 Avoid binding pointers to "auto&" (by dereferencing the poi [...] adds d9166ad2728 [lldb/Driver] Support terminal resizing adds 661b234cbcf [MLIR] Rename SideEffects.td -> SideEffectInterfaces.td adds 11c8c2a551c [analyzer] SATestBuild.py: Fix support for #NOPREFIX. adds 7a17f3ccd10 [MLIR] Fix dependencies for Analysis libraries adds 6c29073efb0 PR45589: Properly decompose overloaded `&&` and `||` operat [...] adds 32f5ee830b0 [Attributor] Fixup block addresses after rewriting function [...] adds 363393c4b35 [libc++abi] Adjust XFAIL on macOS for bug that was fixed in [...] adds 66055230bf6 [TargetLoweringObjectFileImpl] Produce .text.hot. instead o [...] adds aa1eb5152d9 [X86][ISelLowering] refactor Varargs handling in X86ISelLow [...] adds 59ba19c56e1 [VirtualFileSystem] Add unit test that showcases YAMLVFSWriter bug adds 58bc507b6fe [VirtualFileSystem] Add unit test that showcases another YA [...] adds 56926ae0faa [SampleFDO] Rename llvm-profdata flag -partial-profile to - [...] adds 293c6d38212 Fix buildbots after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 0138cc01250 PowerPC: Treat llvm.fma.f* intrinsic as using CTR with SPE adds 1c44430e738 Fix buildbots #2 after aa1eb5152d9a5bd588c8479a376fa65cbeabbc9f. adds 99d60a1d0b3 [GlobalISel] Assign the correct location when combining G_SEXT. adds 473bdaf2e81 [mlir] Move Conversion/StandardToStandard to Dialect/Standa [...] adds a9e85626514 [GIsel] Update a comment and make it more precise. adds f490ca76b0e [x86][CGP] enable target hook to sink funnel shift intrinsi [...] adds 759465ee34c [YAMLVFSWriter] Fix for delimiters adds 452e2fc409d Revert of Revert of [mlir][shape] Tidy up shape.shape_of adds ab22f71dd75 [lldb/Reproducers] Also record directories FileSystem::Collect. adds 71ed66d97fd [AMDGPU] Make v4i64/v4f64/v8i64/v8f64 legal adds 2c861e8a121 [libc++][test] Properly mark libc++-only XFAILs adds e17a47b2d35 [libc][Obvious] Fix deps of few threads targets. adds 759bae956ab [lld-macho] Ignore -platform_version and -syslibroot flags. adds cb22ab74035 Add nomerge function attribute to supress tail merge optimi [...] adds 63c0e72b2f8 [mlir] Revisit std.subview handling of static information. adds 0796b170fb3 Fix error in TestNumThreads.py when frame.GetFunctionName r [...] adds d3eb51f0626 [ValueTracking] Fix crash in isGuaranteedNotToBeUndefOrPois [...] adds 96282b1a0c4 test commit adds 8aa2266fd8d [libcxx] Constrain function assignment operator (2574). adds af48351cc8f [Attributor][FIX] Stabilize the state of AAReturnedValues e [...] adds 302c492cc5d [LLDB] Fix minidebuginfo-set-and-hit-breakpoint.test for ar [...] adds fb2c4d50f14 [mlir] [VectorOps] Implement vector.constant_mask lowering [...] adds 6805a77eb66 [LLDB] Mark some xfails for arm-linux adds 67087a7b765 [LLDB] Fix typo in xfail decorator assert.test adds 272bc25bc14 [LoopReroll] Fix rerolling loop with use outside the loop adds 7d4167430c4 [gcov] Fix simultaneous .gcda creation/lock adds 085234bedc3 [cmake] Update creation of object library dependencies for [...] adds 782a4dd1a47 [PowerPC] Use add instead of addReg in ppc-early-ret pass adds d2a95698501 [mlir][Linalg] Allow reshapes to collapse to a zero-rank tensor. adds 5440d0a12d7 [mlir][Linalg] Add folders and canonicalizers for linalg.re [...] adds e9753822b5a [PowerPC] Respect SDNodeFlags in lowering SELECT_CC adds 49e6c191004 [mlir][StandardToLLVM] Add SinOp to LLVM dialect and loweri [...] adds 6bbad7285c4 [CostModel] Modify BasicTTI getCastInstrCost adds 8ffe8891cd5 [PowerPC] Exploit VSX neg, abs and nabs for f32 adds ad60ff70eb5 [NFC] Code cleanup in TargetInfo.cpp adds eef95f2746c [BrachProbablityInfo] Set edge probabilities at once. NFC. new e59744fd9b4 [DebugInfo] Fortran module DebugInfo support in LLVM The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 17 + .../clangd/unittests/SelectionTests.cpp | 19 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 + clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Basic/DiagnosticSemaKinds.td | 2 +- clang/include/clang/Basic/arm_sve.td | 14 +- clang/include/clang/Driver/CC1Options.td | 2 - clang/include/clang/Sema/Sema.h | 9 +- clang/lib/AST/Expr.cpp | 5 +- clang/lib/Basic/CodeGenOptions.cpp | 2 +- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGBuiltin.cpp | 36 +- clang/lib/CodeGen/CodeGenFunction.h | 1 + clang/lib/CodeGen/TargetInfo.cpp | 4 +- clang/lib/Driver/ToolChains/AMDGPU.cpp | 183 +++---- clang/lib/Driver/ToolChains/AMDGPU.h | 7 +- clang/lib/Driver/ToolChains/HIP.cpp | 72 +-- clang/lib/Frontend/CompilerInvocation.cpp | 2 - clang/lib/Headers/wasm_simd128.h | 20 + clang/lib/Sema/SemaAttr.cpp | 4 +- clang/lib/Sema/SemaCUDA.cpp | 14 + clang/lib/Sema/SemaConcept.cpp | 121 +++-- clang/lib/Sema/SemaExpr.cpp | 5 - clang/lib/Sema/SemaOverload.cpp | 143 ++++-- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 1 + clang/lib/Sema/SemaType.cpp | 10 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_dup.c | 524 +++++++++++++++++++++ clang/test/CodeGen/builtins-wasm.c | 28 ++ clang/test/CodeGen/code-coverage.c | 8 +- clang/test/CodeGen/fp-floatcontrol-pragma.cpp | 54 +++ .../Inputs/rocm-device-libs/amdgcn/bitcode/hip.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ockl.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_off.bc | 0 .../bitcode/oclc_correctly_rounded_sqrt_on.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_off.bc | 0 .../amdgcn/bitcode/oclc_daz_opt_on.bc | 0 .../amdgcn/bitcode/oclc_finite_only_off.bc | 0 .../amdgcn/bitcode/oclc_finite_only_on.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1010.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1011.bc | 0 .../amdgcn/bitcode/oclc_isa_version_1012.bc | 0 .../amdgcn/bitcode/oclc_isa_version_803.bc | 0 .../amdgcn/bitcode/oclc_isa_version_900.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_off.bc | 0 .../amdgcn/bitcode/oclc_unsafe_math_on.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_off.bc | 0 .../amdgcn/bitcode/oclc_wavefrontsize64_on.bc | 0 .../Inputs/rocm-device-libs/amdgcn/bitcode/ocml.bc | 0 .../rocm-device-libs/amdgcn/bitcode/opencl.bc | 0 .../Inputs/rocm-device-libs/lib/hip.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ockl.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_off.amdgcn.bc | 0 .../lib/oclc_correctly_rounded_sqrt_on.amdgcn.bc | 0 .../lib/oclc_daz_opt_off.amdgcn.bc | 0 .../rocm-device-libs/lib/oclc_daz_opt_on.amdgcn.bc | 0 .../lib/oclc_finite_only_off.amdgcn.bc | 0 .../lib/oclc_finite_only_on.amdgcn.bc | 0 .../lib/oclc_isa_version_1010.amdgcn.bc | 0 .../lib/oclc_isa_version_1011.amdgcn.bc | 0 .../lib/oclc_isa_version_1012.amdgcn.bc | 0 .../lib/oclc_isa_version_803.amdgcn.bc | 0 .../lib/oclc_isa_version_900.amdgcn.bc | 0 .../lib/oclc_unsafe_math_off.amdgcn.bc | 0 .../lib/oclc_unsafe_math_on.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_off.amdgcn.bc | 0 .../lib/oclc_wavefrontsize64_on.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/ocml.amdgcn.bc | 0 .../Inputs/rocm-device-libs/lib/opencl.amdgcn.bc | 0 clang/test/Driver/hip-device-libs.hip | 52 +- clang/test/Driver/rocm-device-libs.cl | 68 +-- clang/test/Parser/fp-floatcontrol-syntax.cpp | 8 +- clang/test/SemaCUDA/function-overload.cu | 146 +++++- clang/test/SemaCXX/matrix-type.cpp | 98 ---- clang/test/SemaTemplate/constraints.cpp | 26 + .../test/{SemaCXX => SemaTemplate}/matrix-type.cpp | 121 +++-- clang/utils/analyzer/SATestBuild.py | 5 +- compiler-rt/lib/profile/GCDAProfiling.c | 23 +- .../profile/Posix/instrprof-gcov-parallel.test | 2 - flang/include/flang/Optimizer/Dialect/FIROps.td | 2 +- libc/src/threads/linux/CMakeLists.txt | 2 +- libc/test/src/threads/CMakeLists.txt | 4 - libcxx/include/functional | 2 +- libcxx/include/memory | 128 +++-- .../thread.thread.this/sleep_for.pass.cpp | 51 +- libcxx/test/std/strings/c.strings/cuchar.pass.cpp | 2 +- .../func.search/func.search.bm/default.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pass.cpp | 2 +- .../func.search/func.search.bm/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bm/pred.pass.cpp | 2 +- .../func.search/func.search.bmh/default.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pass.cpp | 2 +- .../func.search/func.search.bmh/hash.pred.pass.cpp | 2 +- .../func.search/func.search.bmh/pred.pass.cpp | 2 +- .../func.wrap.func.con/F_assign.pass.cpp | 20 + .../util.smartptr.shared/types.pass.cpp | 36 +- .../const_pointer_cast.pass.cpp | 10 +- .../dynamic_pointer_cast.pass.cpp | 10 +- .../reinterpret_pointer_cast.pass.cpp | 52 ++ .../static_pointer_cast.pass.cpp | 16 +- .../util.smartptr.shared.const/default.pass.cpp | 20 +- .../util.smartptr.shared.const/pointer.pass.cpp | 18 +- .../shared_ptr_copy_move.fail.cpp | 50 ++ .../shared_ptr_pointer.pass.cpp | 38 +- .../util.smartptr.shared.const/unique_ptr.pass.cpp | 33 +- .../make_shared.protected.fail.cpp | 3 +- .../util.smartptr.shared.obs/op_arrow.fail.cpp | 36 ++ .../util.smartptr.shared.obs/op_bool.pass.cpp | 21 +- .../{op_bool.pass.cpp => op_bracket.fail.cpp} | 25 +- .../util.smartptr.shared.obs/op_bracket.pass.cpp | 51 ++ .../shared_ptr_Y.pass.cpp | 1 + libcxx/www/cxx1z_status.html | 4 +- .../test/thread_local_destruction_order.pass.cpp | 17 +- lld/COFF/PDB.cpp | 8 +- lld/COFF/TypeMerger.h | 6 +- lld/MachO/Config.h | 3 +- lld/MachO/Driver.cpp | 45 +- lld/MachO/InputFiles.cpp | 35 +- lld/MachO/InputFiles.h | 11 +- lld/MachO/Options.td | 5 + lld/MachO/SyntheticSections.cpp | 2 +- lld/MachO/Writer.cpp | 45 +- lld/test/MachO/dylink-lazy.s | 59 +++ lld/test/MachO/platform-version.test | 16 + lld/test/MachO/silent-ignore.test | 3 +- lld/test/MachO/sub-library.s | 74 +++ lldb/include/lldb/Core/IOHandler.h | 4 + lldb/include/lldb/Host/Editline.h | 17 +- lldb/include/lldb/Utility/Args.h | 30 ++ lldb/source/Core/Debugger.cpp | 3 + lldb/source/Core/IOHandler.cpp | 6 + lldb/source/Host/common/Editline.cpp | 51 +- lldb/source/Host/common/FileSystem.cpp | 8 +- .../Process/Linux/LinuxPTraceDefines_arm64sve.h | 253 ++++++++++ lldb/source/Utility/Args.cpp | 17 + lldb/source/Utility/ProcessInfo.cpp | 1 + .../load_using_paths/TestLoadUsingPaths.py | 1 + .../thread/num_threads/TestNumThreads.py | 2 + .../API/iohandler/resize/TestIOHandlerResize.py | 36 ++ lldb/test/API/python_api/thread/TestThreadAPI.py | 1 + .../ELF/minidebuginfo-set-and-hit-breakpoint.test | 2 +- lldb/test/Shell/Recognizer/assert.test | 1 + lldb/test/Shell/Reproducer/TestProcessList.test | 21 + lldb/unittests/Utility/ArgsTest.cpp | 31 ++ llvm/cmake/modules/AddLLVM.cmake | 3 +- llvm/docs/GettingStarted.rst | 45 +- llvm/docs/LangRef.rst | 8 + llvm/include/llvm/Analysis/BranchProbabilityInfo.h | 10 + .../llvm/Analysis/TargetTransformInfoImpl.h | 7 +- llvm/include/llvm/Analysis/ValueTracking.h | 8 +- llvm/include/llvm/Bitcode/LLVMBitCodes.h | 1 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 15 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 4 + .../GlobalISel/LegalizationArtifactCombiner.h | 2 +- llvm/include/llvm/CodeGen/MachineConstantPool.h | 40 +- llvm/include/llvm/CodeGen/TargetLowering.h | 7 +- llvm/include/llvm/FuzzMutate/FuzzerCLI.h | 3 +- llvm/include/llvm/IR/Attributes.td | 3 + llvm/include/llvm/IR/DIBuilder.h | 9 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 72 +-- llvm/include/llvm/IR/InstrTypes.h | 3 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 11 + llvm/include/llvm/ProfileData/GCOV.h | 10 +- llvm/include/llvm/Support/DebugCounter.h | 5 +- llvm/include/llvm/Support/FileCollector.h | 33 +- llvm/include/llvm/Transforms/Instrumentation.h | 4 - llvm/lib/Analysis/BranchProbabilityInfo.cpp | 99 ++-- llvm/lib/Analysis/ValueTracking.cpp | 44 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 18 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 2 + llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 14 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 16 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 5 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 65 ++- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 3 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineFunction.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 4 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 2 + llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 8 +- llvm/lib/FuzzMutate/FuzzerCLI.cpp | 1 + llvm/lib/IR/AsmWriter.cpp | 2 + llvm/lib/IR/Attributes.cpp | 2 + llvm/lib/IR/DIBuilder.cpp | 8 +- llvm/lib/IR/DebugInfoMetadata.cpp | 18 +- llvm/lib/IR/LLVMContextImpl.h | 19 +- llvm/lib/IR/Verifier.cpp | 1 + llvm/lib/Passes/PassBuilder.cpp | 16 +- llvm/lib/Support/VirtualFileSystem.cpp | 27 +- llvm/lib/Target/AArch64/AArch64FastISel.cpp | 6 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 113 +++-- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 10 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 14 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 6 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp | 92 ++-- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 26 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 39 ++ llvm/lib/Target/AMDGPU/SIInstructions.td | 21 + llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 2 + llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 20 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 19 - llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 15 +- llvm/lib/Target/ARM/ARMConstantPoolValue.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantPoolValue.h | 14 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 9 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 22 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 16 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 12 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 18 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 43 +- llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 20 +- llvm/lib/Target/ARM/MVEVPTBlockPass.cpp | 51 +- llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp | 240 +++++++++- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 30 ++ llvm/lib/Target/ARM/Thumb2InstrInfo.h | 7 + llvm/lib/Target/ARM/ThumbRegisterInfo.cpp | 4 +- llvm/lib/Target/ARM/Utils/ARMBaseInfo.cpp | 31 ++ llvm/lib/Target/ARM/Utils/ARMBaseInfo.h | 6 + llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 15 +- llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp | 6 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 3 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 10 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 24 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 3 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 18 + llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 19 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 1 + llvm/lib/Target/RISCV/RISCVISelLowering.h | 11 +- .../Target/SystemZ/SystemZConstantPoolValue.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZConstantPoolValue.h | 2 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 6 + llvm/lib/Target/X86/X86FastISel.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 432 +++++++++-------- llvm/lib/Target/X86/X86ISelLowering.h | 5 + llvm/lib/Target/X86/X86InstrInfo.cpp | 2 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 3 +- llvm/lib/Target/XCore/XCoreInstrInfo.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 8 + llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 46 +- .../Transforms/Instrumentation/GCOVProfiling.cpp | 9 +- .../Transforms/Instrumentation/PoisonChecking.cpp | 25 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopRerollPass.cpp | 6 + llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 4 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 13 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 11 +- llvm/test/Analysis/CostModel/AArch64/cast.ll | 184 +++++++- .../CostModel/ARM/add-cast-vect.ll} | 36 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 126 ++--- .../CostModel}/ARM/mul-cast-vect.ll | 0 .../CostModel/ARM/shl-cast-vect.ll} | 36 +- .../CostModel/ARM/sub-cast-vect.ll} | 36 +- .../CostModel/X86/masked-intrinsic-cost.ll | 2 +- llvm/test/Analysis/ScalarEvolution/nsw.ll | 8 +- llvm/test/Assembler/dimodule.ll | 4 +- llvm/test/Bitcode/DIModule-clang-module.ll | 22 + llvm/test/Bitcode/DIModule-clang-module.ll.bc | Bin 0 -> 1580 bytes llvm/test/Bitcode/DIModule-fortran-module.ll | 34 ++ llvm/test/Bitcode/DIModule-fortran-module.ll.bc | Bin 0 -> 1948 bytes .../AArch64/GlobalISel/arm64-irtranslator.ll | 10 +- .../AArch64/GlobalISel/combine-ext-debugloc.mir | 2 +- .../AArch64/GlobalISel/combine-sext-debugloc.mir | 50 ++ llvm/test/CodeGen/AArch64/arm64-sli-sri-opt.ll | 439 ++++++++++++++++- llvm/test/CodeGen/AArch64/select-sve.ll | 134 ++++++ .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 24 + llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 204 ++++---- llvm/test/CodeGen/AMDGPU/extract_vector_dynelt.ll | 36 +- llvm/test/CodeGen/AMDGPU/idot2.ll | 110 ++--- llvm/test/CodeGen/AMDGPU/insert_vector_dynelt.ll | 41 +- llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 148 +++--- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 46 ++ llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 76 +-- llvm/test/CodeGen/AMDGPU/saddo.ll | 354 +++++++------- llvm/test/CodeGen/AMDGPU/select.f16.ll | 368 ++++++++------- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 32 +- llvm/test/CodeGen/AMDGPU/shift-i128.ll | 456 +++++++++--------- llvm/test/CodeGen/AMDGPU/shift-i64-opts.ll | 10 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 98 ++-- llvm/test/CodeGen/AMDGPU/vector-alloca-bitcast.ll | 22 +- llvm/test/CodeGen/AMDGPU/wait.ll | 4 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret-verify.mir | 4 +- llvm/test/CodeGen/PowerPC/early-ret.mir | 14 +- llvm/test/CodeGen/PowerPC/float-logic-ops.ll | 6 +- llvm/test/CodeGen/PowerPC/fma.ll | 6 + llvm/test/CodeGen/PowerPC/fmf-propagation.ll | 8 +- llvm/test/CodeGen/PowerPC/fold-remove-li.ll | 40 ++ llvm/test/CodeGen/PowerPC/fsub-fneg.ll | 6 +- llvm/test/CodeGen/PowerPC/save-crbp-ppc32svr4.ll | 3 +- llvm/test/CodeGen/PowerPC/scalar-equal.ll | 38 ++ llvm/test/CodeGen/PowerPC/scalar-min-max.ll | 24 +- llvm/test/CodeGen/PowerPC/scalar_cmp.ll | 196 +++----- llvm/test/CodeGen/PowerPC/spe.ll | 67 +++ llvm/test/CodeGen/Thumb2/mve-pred-not.ll | 14 +- llvm/test/CodeGen/Thumb2/mve-vpt-blocks.ll | 82 +--- llvm/test/CodeGen/Thumb2/mve-vpt-optimisations.mir | 418 +++++++++++++++- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 40 ++ llvm/test/CodeGen/X86/avx-vperm2x128.ll | 10 +- llvm/test/CodeGen/X86/vec_smulo.ll | 147 +++--- llvm/test/CodeGen/X86/vector-fshl-128.ll | 103 ++-- llvm/test/CodeGen/X86/vector-idiv-sdiv-256.ll | 32 +- llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll | 108 ++--- llvm/test/DebugInfo/X86/Fortran-DIModule.ll | 44 ++ llvm/test/MC/ARM/pcrel-global.s | 2 + llvm/test/MC/WebAssembly/simd-encodings.s | 12 + llvm/test/Other/new-pm-defaults.ll | 4 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 4 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 4 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 4 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 4 +- llvm/test/Transforms/Attributor/misc_crash.ll | 33 ++ llvm/test/Transforms/Attributor/returned.ll | 47 +- llvm/test/Transforms/CodeGenPrepare/X86/section.ll | 6 + .../CodeGenPrepare/X86/x86-shuffle-sink.ll | 70 ++- .../test/Transforms/DivRemPairs/PowerPC/pr45885.ll | 24 + .../{return-block.ll => exit-block.ll} | 36 +- llvm/test/Transforms/GCOVProfiling/version.ll | 4 +- llvm/test/Transforms/LoopReroll/external_use.ll | 60 +++ .../Transforms/SLPVectorizer/AArch64/horizontal.ll | 2 +- .../Transforms/SLPVectorizer/X86/load-merge.ll | 14 +- llvm/test/Transforms/SimplifyCFG/nomerge.ll | 71 +++ .../Transforms/VectorCombine/X86/insert-binop.ll | 20 + llvm/test/tools/llvm-profdata/show-prof-info.test | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 19 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 49 ++ llvm/unittests/IR/MetadataTest.cpp | 35 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 64 +++ .../standalone/include/Standalone/StandaloneOps.td | 2 +- mlir/examples/toy/Ch2/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch3/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch4/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch5/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch6/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch7/include/toy/Ops.td | 2 +- mlir/include/mlir/Dialect/AVX512/AVX512.td | 2 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 27 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 2 +- mlir/include/mlir/Dialect/SCF/SCFOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 6 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 55 ++- .../StandardOps/Transforms/FuncConversions.h} | 10 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 2 +- mlir/include/mlir/Interfaces/CMakeLists.txt | 2 +- .../{SideEffects.td => SideEffectInterfaces.td} | 2 +- mlir/lib/Analysis/CMakeLists.txt | 6 + mlir/lib/Conversion/CMakeLists.txt | 1 - .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 96 ++-- .../Conversion/StandardToStandard/CMakeLists.txt | 12 - mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 131 +++++- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 44 +- .../Dialect/StandardOps/Transforms/CMakeLists.txt | 3 +- .../StandardOps/Transforms/FuncConversions.cpp} | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 52 +- .../StandardToLLVM/convert-to-llvmir.mlir | 74 ++- .../StandardToLLVM/standard-to-llvm.mlir | 10 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 17 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 3 + mlir/test/Dialect/Linalg/canonicalize.mlir | 156 +++++- mlir/test/Dialect/Linalg/llvm.mlir | 145 +++--- mlir/test/Dialect/Linalg/roundtrip.mlir | 23 + mlir/test/Dialect/Shape/ops.mlir | 5 + .../Dialect/Vector/vector-contract-transforms.mlir | 46 ++ mlir/test/Target/vector-to-llvm-ir.mlir | 23 + mlir/test/Transforms/canonicalize.mlir | 12 + mlir/test/lib/Dialect/Test/CMakeLists.txt | 2 +- mlir/test/lib/Dialect/Test/TestOps.td | 4 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Transforms/CMakeLists.txt | 2 +- mlir/test/mlir-tblgen/op-decl.td | 2 +- mlir/test/mlir-tblgen/op-side-effects.td | 2 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 2 +- .../Modules/LibomptargetGetDependencies.cmake | 56 +++ openmp/libomptarget/plugins/CMakeLists.txt | 1 + openmp/libomptarget/plugins/common/elf_common.c | 38 ++ openmp/libomptarget/plugins/ve/CMakeLists.txt | 49 ++ openmp/libomptarget/plugins/ve/src/rtl.cpp | 464 ++++++++++++++++++ openmp/libomptarget/src/rtl.cpp | 1 + 402 files changed, 9192 insertions(+), 3323 deletions(-) create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_dup.c copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/hip.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ockl.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_correctly_ro [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_off. [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_daz_opt_on.a [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_finite_only_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_isa_version_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_unsafe_math_ [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/oclc_wavefrontsiz [...] delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/ocml.amdgcn.bc delete mode 100644 clang/test/Driver/Inputs/rocm-device-libs/lib/opencl.amdgcn.bc create mode 100644 clang/test/SemaTemplate/constraints.cpp copy clang/test/{SemaCXX => SemaTemplate}/matrix-type.cpp (67%) create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] copy libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.shared/util.smar [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 lld/test/MachO/dylink-lazy.s create mode 100644 lld/test/MachO/platform-version.test create mode 100644 lld/test/MachO/sub-library.s create mode 100644 lldb/source/Plugins/Process/Linux/LinuxPTraceDefines_arm64sve.h create mode 100644 lldb/test/API/iohandler/resize/TestIOHandlerResize.py create mode 100644 lldb/test/Shell/Reproducer/TestProcessList.test copy llvm/test/{Transforms/LoopVectorize/ARM/mul-cast-vect.ll => Analysis/CostMode [...] copy llvm/test/{Transforms/LoopVectorize => Analysis/CostModel}/ARM/mul-cast-vect. [...] copy llvm/test/{Transforms/LoopVectorize/ARM/mul-cast-vect.ll => Analysis/CostMode [...] rename llvm/test/{Transforms/LoopVectorize/ARM/mul-cast-vect.ll => Analysis/CostMo [...] create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll create mode 100644 llvm/test/Bitcode/DIModule-clang-module.ll.bc create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll create mode 100644 llvm/test/Bitcode/DIModule-fortran-module.ll.bc create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-sext-debugloc.mir create mode 100644 llvm/test/CodeGen/AArch64/select-sve.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-constantexpr.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold-remove-li.ll create mode 100644 llvm/test/DebugInfo/X86/Fortran-DIModule.ll create mode 100644 llvm/test/Transforms/DivRemPairs/PowerPC/pr45885.ll rename llvm/test/Transforms/GCOVProfiling/{return-block.ll => exit-block.ll} (68%) create mode 100644 llvm/test/Transforms/LoopReroll/external_use.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/nomerge.ll rename mlir/include/mlir/{Conversion/StandardToStandard/StandardToStandard.h => Di [...] rename mlir/include/mlir/Interfaces/{SideEffects.td => SideEffectInterfaces.td} (98%) delete mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt rename mlir/lib/{Conversion/StandardToStandard/StandardToStandard.cpp => Dialect/S [...] create mode 100644 mlir/test/Target/vector-to-llvm-ir.mlir create mode 100644 openmp/libomptarget/plugins/ve/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/ve/src/rtl.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig updated (94b1d1d6 -> d88d60ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 94b1d1d6 0: update: llvm-linux: all new d88d60ad 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (94b1d1d6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-build_llvm/console.log | 12894 ++++++++++++++--------------- 03-build_linux/console.log | 3952 ++++----- 04-boot_linux/console.log | 6 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 10 +- console.log | 16992 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 16998 insertions(+), 16998 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2 updated (92d5c1be9ee -> eaae6dfc545)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2 in repository toolchain/ci/llvm-project. from 92d5c1be9ee [PowerPC] Update alignment for ReuseLoadInfo in LowerFP_TO_ [...] adds 5086fa03334 [PowerPC] Pre-commit reduced test case for PR45297. NFC. adds 40633cc752a [PowerPC] Enhance test for PR45297. NFC. adds 66cfbf17a18 [PowerPC] Fix test for PR45297 to adapt build without asser [...] adds b11ecd19654 [PowerPC] Don't generate ST_VSR_SCAL_INT if power8-vector i [...] adds aa97472d211 Re-land [MC] Fix quadratic behavior in addPendingLabel adds d2071b8fcdc Revert "Re-land [MC] Fix quadratic behavior in addPendingLabel" adds efeb1cead5b Add GitHub action for running lldb tests adds 9cf9cf2a398 [Clang] Fix Hurd toolchain test on a two-stage build with ThinLTO adds e4312b950dd [Coroutines] Fix PR45130 adds 199494f512e libclc: Pass system libraries to the linker after llvm libraries adds 2aa05933e07 Add GitHub action for running libclc tests adds 9c5a83ed9bf libclc: cmake configure should depend on file list adds 060f2f815c4 github actions: Improve abi-compare check adds d4d4c6bf834 [llvm-objcopy] -O binary: skip empty sections adds 8e7ae355ba9 [llvm-objcopy] Avoid invalid Sec.Offset after D79229 adds 98f9f73f6d2 [Sema] Allow function attribute patchable_function_entry on [...] adds 1d1469ab642 BPF: fix a CORE optimization bug adds 9c80516d3e3 PR45000: Let Sema::SubstParmVarDecl handle default args of [...] adds bab8d1790a3 [MachineSink] Fix for breaking phi edges with instructions [...] adds db810b69f80 [libclang] Remove duplicate dependency on LLVMSupport adds 7ae6db9cf0c clang-format: Fix pointer alignment for overloaded operator [...] adds baeb500a8ca [clang-format] [PR45357] Fix issue found with operator spacing adds f082d918016 [profile] Don't crash when forking in several threads adds 3ab301b4d97 [CodeGen] only add nobuiltin to inline builtins if we'll emit them adds eaae6dfc545 [CodeGen] fix inline builtin-related breakage from D78162 No new revisions were added by this update. Summary of changes: .github/workflows/libclc-tests.yml | 53 ++++++++ .github/workflows/lldb-tests.yml | 47 +++++++ .github/workflows/llvm-tests.yml | 13 +- clang/include/clang/AST/DeclBase.h | 9 +- clang/include/clang/Basic/Attr.td | 2 +- clang/lib/AST/DeclBase.cpp | 5 +- clang/lib/CodeGen/CodeGenModule.cpp | 11 +- clang/lib/Driver/ToolChains/Darwin.cpp | 1 + clang/lib/Driver/ToolChains/Gnu.cpp | 20 +-- clang/lib/Driver/ToolChains/Gnu.h | 6 + clang/lib/Driver/ToolChains/Hurd.cpp | 8 +- clang/lib/Driver/ToolChains/Hurd.h | 6 +- clang/lib/Driver/ToolChains/Linux.cpp | 5 + clang/lib/Driver/ToolChains/Linux.h | 4 +- clang/lib/Format/TokenAnnotator.cpp | 52 +++++--- clang/lib/Sema/SemaTemplateInstantiate.cpp | 2 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 2 +- clang/lib/Sema/TreeTransform.h | 13 -- .../CodeGen/memcpy-no-nobuiltin-if-not-emitted.c | 25 ++++ .../CodeGen/memcpy-no-nobuiltin-if-not-emitted.cpp | 16 +++ clang/test/Sema/patchable-function-entry-attr.cpp | 1 + clang/test/SemaCXX/vartemplate-lambda.cpp | 8 +- .../test/SemaTemplate/instantiate-local-class.cpp | 13 ++ clang/tools/libclang/CMakeLists.txt | 1 - clang/unittests/Format/FormatTest.cpp | 60 ++++++++- compiler-rt/lib/profile/GCDAProfiling.c | 54 +++++++- .../Inputs/instrprof-gcov-multithread_fork.cpp | 35 ++++++ .../profile/instrprof-gcov-multithread_fork.test | 11 ++ libclc/CMakeLists.txt | 12 +- llvm/lib/CodeGen/MachineSink.cpp | 30 ++--- llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 13 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 5 +- .../Transforms/Instrumentation/GCOVProfiling.cpp | 140 +++++++++++++++------ llvm/test/CodeGen/ARM/machine-sink-multidef.ll | 56 +++++++++ llvm/test/CodeGen/BPF/CORE/store-addr.ll | 107 ++++++++++++++++ llvm/test/CodeGen/PowerPC/pr45297.ll | 22 ++++ llvm/test/Transforms/Coroutines/no-suspend.ll | 52 ++++++++ llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 59 ++++++++- llvm/tools/llvm-objcopy/ELF/Object.cpp | 19 +-- 40 files changed, 875 insertions(+), 125 deletions(-) create mode 100644 .github/workflows/libclc-tests.yml create mode 100644 .github/workflows/lldb-tests.yml create mode 100644 clang/test/CodeGen/memcpy-no-nobuiltin-if-not-emitted.c create mode 100644 clang/test/CodeGen/memcpy-no-nobuiltin-if-not-emitted.cpp create mode 100644 compiler-rt/test/profile/Inputs/instrprof-gcov-multithread_fork.cpp create mode 100644 compiler-rt/test/profile/instrprof-gcov-multithread_fork.test create mode 100644 llvm/test/CodeGen/ARM/machine-sink-multidef.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/store-addr.ll create mode 100644 llvm/test/CodeGen/PowerPC/pr45297.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2 updated (efb41613 -> 080af73b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2 in repository toolchain/ci/base-artifacts. discards efb41613 2: update: binutils-gcc-glibc: 1 new 080af73b 2: update: llvm-eaae6dfc545000e335e6f89abb9c78818383d7ad: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (efb41613) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-prepare_abe/console.log | 334 +- 03-build_abe-binutils/console.log | 10935 ++- 04-build_abe-stage1/console.log | 18029 ++-- 05-build_abe-linux/console.log | 34 +- 06-build_abe-glibc/console.log | 38696 ++++---- 07-build_abe-stage2/console.log | 44270 +++++---- 08-build_llvm-true/console.log | 12507 +-- 10-benchmark--O2_marm/benchmark-start.log | 2 +- 10-benchmark--O2_marm/benchmark.log | 5 +- 10-benchmark--O2_marm/console.log | 207 +- 11-check_regression/console.log | 2472 +- 11-check_regression/results-0.csv | 2144 +- 11-check_regression/results-1.csv | 2129 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-compare.csv | 6 +- 11-check_regression/results-full.csv | 2331 +- 11-check_regression/results.csv | 162 +- 11-check_regression/results.log | 2384 +- 12-update_baseline/console.log | 3048 +- 12-update_baseline/extra-bisect-params | 2 +- 12-update_baseline/results-1.csv | 2129 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-compare.csv | 8 +- 12-update_baseline/results-full.csv | 2129 +- 12-update_baseline/results.csv | 162 +- 12-update_baseline/results.log | 1598 +- 12-update_baseline/results.regressions | 3 +- console.log | 130628 +++++++++++++-------------- jenkins/manifest.sh | 12 +- results_id | 2 +- 31 files changed, 137156 insertions(+), 139356 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (6c1668fe923 -> 6c0bd2f0230)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/gcc. from 6c1668fe923 Daily bump. adds e042b0490c8 rs6000: AIX long double builtins for 64 bit long double. adds 89714e45f0b rs6000: Link with libc128.a for long-double-128. adds 45a6686e76b libstdc++: Fix incorrect size calculation in PMR resource [...] adds 6c0bd2f0230 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 18 ++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/rs6000/aix61.h | 1 + gcc/config/rs6000/aix71.h | 1 + gcc/config/rs6000/aix72.h | 1 + gcc/config/rs6000/rs6000.c | 26 ++++++++++++++++++++++---- libstdc++-v3/ChangeLog | 10 ++++++++++ libstdc++-v3/src/c++17/memory_resource.cc | 4 ++-- 8 files changed, 56 insertions(+), 7 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (3158cd90 -> 1b4b9bb1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 3158cd90 0: update: binutils-gcc-linux: all new 1b4b9bb1 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3158cd90) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-prepare_abe/console.log | 408 +- 03-build_abe-binutils/console.log | 11596 ++++++------- 04-build_abe-stage1/console.log | 13754 ++++++++-------- 05-build_linux/console.log | 700 +- 06-boot_linux/console.log | 6 +- 07-check_regression/console.log | 4 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 2 +- 08-update_baseline/results.regressions | 2 +- console.log | 26484 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 12 files changed, 26492 insertions(+), 26488 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_binutils updated (6168b1ef -> 5de65d57)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_binutils in repository toolchain/ci/base-artifacts. discards 6168b1ef 2: update: binutils-b9414a8064c4e10c469ef5e0aebbf46c9fbdcf80: 1 new 5de65d57 2: update: binutils-b9414a8064c4e10c469ef5e0aebbf46c9fbdcf80: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6168b1ef) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-prepare_abe/console.log | 112 +- 03-build_abe-check_binutils/console.log | 10837 ++++++----- 04-build_abe-check_binutils-check/console.log | 12167 ++++++------ 05-check_regression/console.log | 218 +- 05-check_regression/results.regressions | 2 +- 06-update_baseline/console.log | 974 +- 06-update_baseline/results.regressions | 2 +- console.log | 24230 ++++++++++++------------ jenkins/manifest.sh | 6 +- sumfiles/binutils.sum | 2 +- sumfiles/gas.sum | 2 +- sumfiles/ld.sum | 2 +- 13 files changed, 24280 insertions(+), 24288 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig updated (c14cab2688d0 -> 152036d1379f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig in repository toolchain/ci/linux. from c14cab2688d0 Merge tag 'x86-urgent-2020-05-10' of git://git.kernel.org/ [...] adds 2ef96a5bb12b Linux 5.7-rc5 adds 995b819f291e drm: fix trivial field description cut-and-paste error adds 31c9590ae468 SUNRPC: Add "@len" parameter to gss_unwrap() adds a7e429a6fa6d SUNRPC: Fix GSS privacy computation of auth->au_ralign adds 0a8e7b7d0846 SUNRPC: Revert 241b1f419f0e ("SUNRPC: Remove xdr_buf_trim()") adds 152036d1379f Merge tag 'nfsd-5.7-rc-2' of git://git.linux-nfs.org/proje [...] No new revisions were added by this update. Summary of changes: Makefile | 2 +- include/drm/drm_modes.h | 2 +- include/linux/sunrpc/gss_api.h | 3 +++ include/linux/sunrpc/gss_krb5.h | 6 ++--- include/linux/sunrpc/xdr.h | 1 + net/sunrpc/auth_gss/auth_gss.c | 12 ++++------ net/sunrpc/auth_gss/gss_krb5_crypto.c | 8 +++---- net/sunrpc/auth_gss/gss_krb5_wrap.c | 44 +++++++++++++++++++++++------------ net/sunrpc/auth_gss/gss_mech_switch.c | 3 ++- net/sunrpc/auth_gss/svcauth_gss.c | 10 +++----- net/sunrpc/xdr.c | 41 ++++++++++++++++++++++++++++++++ 11 files changed, 93 insertions(+), 39 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig updated (46a620de -> bbd25eaa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 46a620de 0: update: binutils-gcc: all new bbd25eaa 0: reset: linux-152036d1379ffd6985262743dcf6b0f9c75f83a4: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (46a620de) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 29 +- 02-prepare_abe/console.log | 420 +- 03-build_abe-binutils/console.log | 11361 +++++------ 04-build_abe-stage1/console.log | 20250 +++++++++--------- 05-build_linux/console.log | 709 +- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 4 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 8 +- 08-update_baseline/results.regressions | 2 +- console.log | 32783 +++++++++++++++--------------- jenkins/manifest.sh | 13 +- reset-baseline | 0 13 files changed, 32366 insertions(+), 33217 deletions(-) create mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig updated (b8da02efe62 -> 6c0bd2f0230)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig in repository toolchain/ci/gcc. from b8da02efe62 rs6000: Don't use HARD_FRAME_POINTER_REGNUM if it's not liv [...] adds 5a17beaecad Fortran : Spurious warning message with -Wsurprising PR59107 adds 6c1668fe923 Daily bump. adds e042b0490c8 rs6000: AIX long double builtins for 64 bit long double. adds 89714e45f0b rs6000: Link with libc128.a for long-double-128. adds 45a6686e76b libstdc++: Fix incorrect size calculation in PMR resource [...] adds 6c0bd2f0230 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 18 ++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/rs6000/aix61.h | 1 + gcc/config/rs6000/aix71.h | 1 + gcc/config/rs6000/aix72.h | 1 + gcc/config/rs6000/rs6000.c | 26 ++++++++++++++++++++++---- gcc/fortran/ChangeLog | 16 ++++++++++++++++ gcc/fortran/gfortran.h | 5 ++++- gcc/fortran/interface.c | 3 ++- gcc/fortran/resolve.c | 10 ++++++---- gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/gfortran.dg/pr59107.f90 | 11 +++++++++++ libstdc++-v3/ChangeLog | 10 ++++++++++ libstdc++-v3/src/c++17/memory_resource.cc | 4 ++-- 14 files changed, 103 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/pr59107.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 12 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2020