Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (52d2546460 -> aadac5b3d9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/qemu. from 52d2546460 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 0374cbd2f1 hw/pci-host: Use the PCI_BUILD_BDF() macro from 'hw/pci/pci.h' adds d08b9c1b75 hw/pci-host/uninorth: Use the PCI_FUNC() macro from 'hw/pci/pci.h' adds 8d40def66d hw: Use the PCI_SLOT() macro from 'hw/pci/pci.h' adds 4934e479f1 hw: Use the PCI_DEVFN() macro from 'hw/pci/pci.h' adds ce3f3d3027 hw/pci-host/bonito: Display hexadecimal value with '0x' prefix adds b4bb339b3d hw/pci-host/bonito: Use pci_config_set_interrupt_pin() adds 5a4856ed78 vt82c686: Rename AC97/MC97 parts from VT82C686B to VIA adds e634050544 vt82c686: Remove unnecessary _DEVICE suffix from type macros adds 0f79846147 vt82c686: Rename VT82C686B to VT82C686B_ISA adds 07c6832cb2 vt82c686: Remove vt82c686b_[am]c97_init() functions adds 657fae258f vt82c686: Split off via-[am]c97 into separate file in hw/audio adds a250e1c6e7 audio/via-ac97: Simplify code and set user_creatable to false adds 0bfda9a225 vt82c686: Remove legacy vt82c686b_isa_init() function adds dc66439542 vt82c686: Remove legacy vt82c686b_pm_init() function adds ff413a1f7f vt82c686: Convert debug printf to trace points adds 9b0fbae2cb vt82c686: Remove unneeded includes and defines adds 007b3103a3 vt82c686: Use shorter name for local variable holding object state adds 7886a674f1 vt82c686: Rename superio config related parts adds 554d523785 clock: Introduce clock_ticks_to_ns() adds 0ac1fb2567 target/mips: Don't use clock_get_ns() in clock period calculation adds de6a65f11d clock: Remove clock_get_ns() adds b7cd9c1e84 clock: Define and use new clock_display_freq() adds dea9633232 hw/intc: Rework Loongson LIOINTC adds 313d1e910a hw/mips: Implement fw_cfg_arch_key_name() adds d2245e2de0 hw/mips: Add Loongson-3 boot parameter helpers adds c76b409fef hw/mips: Add Loongson-3 machine support adds c7784e42c7 docs/system: Update MIPS machine documentation adds dde989943b hw/mips: Make bootloader addresses unsigned adds 5052b6e82c hw/mips/malta: Use address translation helper to calculate b [...] adds df055c65e4 hw/mips: Use address translation helper to handle ENVP_ADDR adds 6fed2a8ea4 hw/mips/fuloong2e: Remove define DEBUG_FULOONG2E_INIT adds 94a37806c0 hw/mips/fuloong2e: Replace faulty documentation links adds c0809fcfac hw/mips/fuloong2e: Remove unused env entry adds e41f27ec2a hw/mips/fuloong2e: Correct cpuclock in PROM environment adds 4570272987 tests/acceptance: Test boot_linux_console for fuloong2e adds 2e0b5bbe81 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 59a958bb74 hw/ppc/ppc4xx_devs: Make code style fixes to UIC code adds 34d0831f38 ppc: Convert PPC UIC to a QOM device adds c5ac9dc64f hw/ppc/virtex_ml507: Drop use of ppcuic_init() adds 0270d74ef8 hw/ppc/ppc440_bamboo: Drop use of ppcuic_init() adds 73231f7c5f spapr: DRC lookup cannot fail adds ab9c93c25c spapr/xive: Make spapr_xive_pic_print_info() static adds 776e887f08 spapr: Fix DR properties of the root node adds 1e8b5b1aa1 spapr: Allow memory unplug to always succeed adds 30499fdd98 spapr: Fix buffer overflow in spapr_numa_associativity_init() adds cd725bd748 spapr: Call spapr_drc_reset() for all DRCs at CAS adds 930ef3b5c2 spapr: Fix reset of transient DR connectors adds babb819f94 spapr: Introduce spapr_drc_reset_all() adds 1105504100 spapr: Use spapr_drc_reset_all() at machine reset adds 00f46c92a0 spapr: Add drc_ prefix to the DRC realize and unrealize functions adds b040e591c5 ppc: Fix build with --without-default-devices adds 27d5caec4f ppc: Simplify reverse dependencies of POWERNV and PSERIES on [...] adds 995d955647 pnv: Fix reverse dependency on PCI express root ports adds e6d5106786 ppc4xx: Move common dependency on serial to common option adds 038da2adf0 sam460ex: Remove FDT_PPC dependency from KConfig adds 2a9cf49598 ppc440_pcix: Improve comment for IRQ mapping adds 2d4c816a8d ppc440_pcix: Fix register write trace event adds 5cbd51a5a5 ppc440_pcix: Fix up pci config access adds 7a5fd9343d Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for [...] adds 62a9b228b5 hw/timer/slavio_timer: Allow 64-bit accesses adds 3391953660 hw/sparc: Make grlib-irqmp device handle its own inbound IRQ lines adds aecf994bca include/hw/sparc/grlib.h: Remove unused set_pil_in_fn typedef adds a879306ca1 sun4m: don't connect two qemu_irqs directly to the same input adds 30918661c1 Merge remote-tracking branch 'remotes/mcayland/tags/qemu-spa [...] adds f3890e71ac gitlab: include aarch64-softmmu and ppc64-softmmu cross-syst [...] adds 0e8e77d487 configure: move gettext detection to meson.build adds c87ea11631 configure: add --without-default-features adds afded359a6 python: add __repr__ to ConsoleSocket to aid debugging adds 3fed93f312 gitlab: move --without-default-devices build from Travis adds 53f41245b0 gitlab: add --without-default-features build adds 2af43a6a59 tests/tcg: build tests with -Werror adds ee381b7fe1 gitlab-CI: Test 32-bit builds with the fedora-i386-cross container adds c9d78b06c0 tests/docker: Remove the remainders of debian9 containers fr [...] adds 90e0c9b309 tests: update for rename of CentOS8 PowerTools repo adds c035c8d6f5 configure: document --without-default-{features,devices} adds facf7c60ee vl: initialize displays _after_ exiting preconfiguration adds 08bdf5d44f test-char: Destroy chardev correctly at char_file_test_internal() adds 63f957ac96 qom: Assert that objects being destroyed have no parent adds 3df1a3d070 target/i386: Check privilege level for protected mode 'int N [...] adds cdad781d09 configure,meson: add option to enable LTO adds c905a3680d cfi: Initial support for cfi-icall in QEMU adds 24496fe851 check-block: enable iotests with cfi-icall adds 9e62ba48ea configure,meson: support Control-Flow Integrity adds a111824382 docs: Add CFI Documentation adds 953d5a9ef3 build-sys: fix -static linking of libvhost-user adds 3b9bd3f46b remove TCG includes from common code adds 084cfca143 util: Extract flush_icache_range to cacheflush.c adds e921f1a710 trace: do not include TCG helper tracepoints in no-TCG builds adds fc5db021bd Makefile: add dummy target for build.ninja dependencies adds 0dbce6efb5 meson: fix detection of curses with pkgconfig adds a0fbbb6eb8 meson: use pkg-config method for libudev adds 2f2a376a42 meson: use dependency to gate block modules adds 0a18911074 meson: cleanup Kconfig.host handling adds 21c7843d82 configure: remove useless code to check for Xen PCI passthrough adds 975ff037f5 configure: remove variable bogus_os adds fd6fc2141c configure: accept --enable-slirp adds ddfcb8c43c configure: remove CONFIG_FILEVERSION and CONFIG_PRODUCTVERSION adds 8c6d4ff404 brlapi: convert to meson adds 8e4e2b551d curl: remove compatibility code, require 7.29.0 adds f9cd86fe72 curl: convert to meson adds 08821ca268 glusterfs: convert to meson adds 29ba6116b6 bzip2: convert to meson adds 9db405a335 libiscsi: convert to meson adds 30045c054f libnfs: convert to meson adds fabd1e93d9 rbd: convert to meson adds 0c32a0aeed lzo: convert to meson adds 241611eab2 snappy: convert to meson adds ecea3696b9 lzfse: convert to meson adds b1def33d19 zstd: convert to meson adds 90835c2b81 seccomp: convert to meson adds 69202b406e virtfs: convert to meson adds 727c8bb809 cap_ng: convert to meson adds f7f2d65135 libattr: convert to meson adds 7bc3ca7fc0 meson.build: convert --with-default-devices to meson adds acb1e6db84 configure: move tests/qemu-iotests/common.env generation to meson adds c8b2b7fed9 win32: drop fd registration to the main-loop on setting non-block adds aadac5b3d9 Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/fo [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/crossbuilds.yml | 22 +- .gitlab-ci.yml | 14 + .travis.yml | 8 - MAINTAINERS | 7 + Makefile | 1 + accel/Kconfig | 9 + accel/stubs/tcg-stub.c | 1 - accel/tcg/cpu-exec.c | 11 + accel/tcg/cputlb.c | 2 +- accel/tcg/translate-all.c | 2 +- accel/tcg/user-exec.c | 2 +- block/curl.c | 28 - block/meson.build | 22 +- chardev/meson.build | 2 +- configure | 756 +++++----------------- contrib/elf2dmp/meson.build | 2 +- contrib/vhost-user-scsi/meson.build | 2 +- cpu.c | 2 +- default-configs/devices/mips64el-softmmu.mak | 1 + docs/devel/clocks.rst | 51 +- docs/devel/control-flow-integrity.rst | 137 ++++ docs/devel/index.rst | 5 +- docs/devel/kconfig.rst | 19 +- docs/system/target-mips.rst | 10 + hw/arm/virt.c | 3 +- hw/audio/meson.build | 1 + hw/audio/via-ac97.c | 93 +++ hw/core/clock.c | 6 + hw/hppa/dino.c | 2 +- hw/i386/kvmvapic.c | 1 - hw/i386/xen/xen-hvm.c | 2 +- hw/intc/Kconfig | 17 +- hw/intc/grlib_irqmp.c | 5 +- hw/intc/loongson_liointc.c | 36 +- hw/intc/meson.build | 13 +- hw/intc/ppc-uic.c | 321 +++++++++ hw/intc/spapr_xive.c | 2 +- hw/isa/piix3.c | 2 +- hw/isa/trace-events | 6 + hw/isa/vt82c686.c | 267 ++------ hw/mips/Kconfig | 15 + hw/mips/fuloong2e.c | 69 +- hw/{ppc => mips}/fw_cfg.c | 22 +- hw/mips/fw_cfg.h | 19 + hw/mips/gt64xxx_pci.c | 2 +- hw/mips/loongson3_bootp.c | 151 +++++ hw/mips/loongson3_bootp.h | 241 +++++++ hw/mips/loongson3_virt.c | 638 ++++++++++++++++++ hw/mips/malta.c | 88 +-- hw/mips/meson.build | 2 + hw/mips/mipssim.c | 8 +- hw/pci-host/Kconfig | 5 + hw/pci-host/bonito.c | 14 +- hw/pci-host/meson.build | 2 +- hw/pci-host/pnv_phb4.c | 2 +- hw/pci-host/ppce500.c | 2 +- hw/pci-host/uninorth.c | 8 +- hw/ppc/Kconfig | 29 +- hw/ppc/ppc440_bamboo.c | 38 +- hw/ppc/ppc440_pcix.c | 50 +- hw/ppc/ppc4xx_devs.c | 262 +------- hw/ppc/ppc4xx_pci.c | 2 +- hw/ppc/spapr.c | 44 +- hw/ppc/spapr_drc.c | 63 +- hw/ppc/spapr_events.c | 3 +- hw/ppc/spapr_hcall.c | 33 +- hw/ppc/trace-events | 1 + hw/ppc/virtex_ml507.c | 21 +- hw/sh4/sh_pci.c | 2 +- hw/sparc/Kconfig | 1 + hw/sparc/leon3.c | 21 +- hw/sparc/sun4m.c | 24 +- hw/timer/slavio_timer.c | 4 + {accel/tcg => include/exec}/translate-all.h | 0 include/hw/clock.h | 53 +- include/hw/intc/loongson_liointc.h | 22 + include/hw/{i2c/ppc4xx_i2c.h => intc/ppc-uic.h} | 68 +- include/hw/isa/vt82c686.h | 12 +- include/hw/pci-host/spapr.h | 2 - include/hw/ppc/spapr.h | 6 +- include/hw/ppc/spapr_drc.h | 10 +- include/hw/ppc/spapr_xive.h | 2 - include/hw/sparc/grlib.h | 4 - include/qemu/cacheflush.h | 24 + include/qemu/compiler.h | 11 + meson.build | 410 +++++++++--- meson_options.txt | 47 +- migration/meson.build | 2 +- monitor/misc.c | 1 - plugins/core.c | 37 ++ plugins/loader.c | 7 + po/meson.build | 2 +- python/qemu/console_socket.py | 7 + qom/object.c | 1 + softmmu/meson.build | 2 +- softmmu/physmem.c | 4 +- softmmu/qdev-monitor.c | 6 +- softmmu/qemu-seccomp.c | 2 - softmmu/vl.c | 2 +- target/i386/tcg/seg_helper.c | 35 +- target/mips/cpu.c | 4 +- tcg/aarch64/tcg-target.h | 5 - tcg/arm/tcg-target.h | 5 - tcg/i386/tcg-target.h | 4 - tcg/mips/tcg-target.h | 11 - tcg/ppc/tcg-target.c.inc | 22 - tcg/ppc/tcg-target.h | 1 - tcg/riscv/tcg-target.h | 5 - tcg/s390/tcg-target.h | 4 - tcg/sparc/tcg-target.h | 8 - tcg/tcg.c | 1 + tcg/tci.c | 7 + tcg/tci/tcg-target.h | 4 - tests/acceptance/boot_linux_console.py | 21 + tests/check-block.sh | 18 +- tests/docker/Makefile.include | 6 +- tests/docker/dockerfiles/centos8.docker | 5 +- tests/docker/dockerfiles/fedora-i386-cross.docker | 18 +- tests/qemu-iotests/common.env.in | 3 + tests/qemu-iotests/meson.build | 3 + tests/tcg/Makefile.target | 2 +- tests/test-char.c | 2 +- tools/meson.build | 6 +- trace/meson.build | 3 +- util/cacheflush.c | 71 ++ util/main-loop.c | 11 + util/meson.build | 2 +- util/oslib-posix.c | 11 + util/oslib-win32.c | 1 - version.rc | 4 +- 130 files changed, 3140 insertions(+), 1686 deletions(-) create mode 100644 docs/devel/control-flow-integrity.rst create mode 100644 hw/audio/via-ac97.c create mode 100644 hw/intc/ppc-uic.c copy hw/{ppc => mips}/fw_cfg.c (50%) create mode 100644 hw/mips/fw_cfg.h create mode 100644 hw/mips/loongson3_bootp.c create mode 100644 hw/mips/loongson3_bootp.h create mode 100644 hw/mips/loongson3_virt.c rename {accel/tcg => include/exec}/translate-all.h (100%) create mode 100644 include/hw/intc/loongson_liointc.h copy include/hw/{i2c/ppc4xx_i2c.h => intc/ppc-uic.h} (50%) create mode 100644 include/qemu/cacheflush.h create mode 100644 tests/qemu-iotests/common.env.in create mode 100644 util/cacheflush.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (9f1abbe97c08 -> 71c061d24438)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from 9f1abbe97c08 Merge tag 'for_linus' of git://git.kernel.org/pub/scm/linu [...] adds 3d45f221ce62 btrfs: fix deadlock when cloning inline extent and low on [...] adds 9a664971569d btrfs: correctly calculate item size used when item key co [...] adds ae5e070eaca9 btrfs: qgroup: don't try to wait flushing if we're already [...] adds 0b3f407e6728 btrfs: send: fix wrong file path when there is an inode wi [...] adds 675a4fc8f314 btrfs: tests: initialize test inodes location adds ea9ed87c73e8 btrfs: fix async discard stall adds 1ea2872fc6f2 btrfs: fix racy access to discard_ctl data adds 8fc058597a28 btrfs: merge critical sections of discard lock in workfn adds cb13eea3b490 btrfs: fix transaction leak and crash after RO remount cau [...] adds 638331fa56ca btrfs: fix transaction leak and crash after cleaning up or [...] adds a0a1db70df5f btrfs: fix race between RO remount and the cleaner task adds 0a31daa4b602 btrfs: add assertion for empty list of transactions at lat [...] adds a8cc263eb58c btrfs: run delayed iputs when remounting RO to avoid leaking them adds 71c061d24438 Merge tag 'for-5.11-rc2-tag' of git://git.kernel.org/pub/s [...] No new revisions were added by this update. Summary of changes: fs/btrfs/btrfs_inode.h | 9 ++++++ fs/btrfs/ctree.c | 24 +++++++++++++-- fs/btrfs/ctree.h | 29 ++++++++++++++++-- fs/btrfs/dev-replace.c | 2 +- fs/btrfs/discard.c | 70 +++++++++++++++++++++++--------------------- fs/btrfs/disk-io.c | 13 ++++---- fs/btrfs/extent-tree.c | 2 ++ fs/btrfs/file-item.c | 2 ++ fs/btrfs/inode.c | 15 +++++++--- fs/btrfs/ioctl.c | 2 +- fs/btrfs/qgroup.c | 43 +++++++++++++++++++-------- fs/btrfs/reflink.c | 15 ++++++++++ fs/btrfs/send.c | 49 +++++++++++++++++++------------ fs/btrfs/space-info.c | 2 +- fs/btrfs/super.c | 40 +++++++++++++++++++++++-- fs/btrfs/tests/btrfs-tests.c | 10 +++++-- fs/btrfs/tests/inode-tests.c | 9 ------ fs/btrfs/volumes.c | 4 +-- 18 files changed, 243 insertions(+), 97 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (4909cb1a0fe -> 7ddbe0cb905)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 4909cb1a0fe [OpenMP][AMDGPU] Use AMDGPU_KERNEL calling convention for e [...] adds 979228f120f [clangd][fuzzyFind] Do not show stale symbols in the result. adds e130dea92a8 [RISCV] Add vector integer mul/mulh/div/rem ISel patterns adds 30d314aae10 [MC][WebAssembly] Avoid recalculating indexes in -gsplit-dw [...] adds a9f5e4375b3 [AArch64] Use faddp to implement fadd reductions. adds a7e3339f3b0 [AArch64][SVE] Emit DWARF location expression for SVE stack [...] adds 78d8a821e23 [AArch64] Handle any extend whilst lowering mull adds e49dc2981cb [flang][driver] Add checks for errors from `Prescan` and `Parse` adds 4839378ca05 Revert "[sanitizer] Define SANITIZER_GLIBC to refine SANITI [...] adds a9b6440eddd [AArch64] Handle any extend whilst lowering addw/addl/subw/subl adds fa1e543e0b8 [flang][driver] Update error messages (nfc) adds e4cda13d5a5 Fix test failure in a7e3339f3b0eb71e43d44e6f59cc8db6a7b110bf adds f73c09caa2a [VPlan] Use public VPValue constructor in VPPRedInstPHIReci [...] adds ddb82fc76ce [ARM] Handle any extend whilst lowering mull adds 351a45ca73d [RISCV][NFC] Add new test cases for mul adds 74438eff511 [mlir] Use thread_local stack in LLVM dialect type parsing [...] adds 0ce5f402e01 [VPlan] Add getLiveInIRValue accessor to VPValue. adds 63dce70b794 [ARM] Handle any extend whilst lowering addw/addl/subw/subl adds 84a1120943a [LiveDebugValues] Handle spill locations with a fixed and s [...] adds 6e6e24bb09c [ValueTypes] Fix formatting on scalable vector warning (NFC) adds aa280c99f70 [AArch64][SVE] Emit DWARF location expr for SVE (dbg.declare) adds 816dba48af4 [VPlan] Keep start value in VPWidenIntOrFpInductionRecipe (NFC). adds cb0c034edc9 [PowerPC] Fix issue where vsrq is given incorrect shift vector adds dfcb872c3e8 [X86] Add scalar/vector test coverage for D93599 adds 223a6f94c59 [libc] remove modulo from CircularArrayRef iterator adds aa9db51ef69 [libc] Align src buffer instead of dst buffer adds 643e3c90761 [AArch64] Add BRB IALL and BRB INJ instructions adds ce8c59e6af4 Reapply multiple "[clang][cli]" patches adds 37ac4f865fb [Hexagon] Regenerate zext-v4i1.ll tests adds 29d375f5ff2 [OpenCL][NFC] Improve OpenCL test file naming adds 396dd6cd3d8 [ProfileData] Pass Twine by const reference instead of by value. adds df5c2caf0fc [MIPS] MipsAsmParser - Pass Twine by const reference instea [...] adds 26c486c2eb1 [TableGen] RegisterBankEmitter - Pass Twine by const refere [...] adds f60e0a91fbd [MLIR][SPIRV] Add `UnsignedOp` trait. adds 4e0e79dd349 [lldb] Simplify some lldb-server tests adds 494db3816b0 [LoopDeletion] Also consider loops with subloops for deletion. adds 0c41b1c9f93 [Driver][MachineOutliner] Support outlining option with LTO adds 3fa6cedb6be Fix MaterializeTemporaryExpr's type when its an incomplete array. adds 25c78de6d2a [mlir][spirv] Update pass docs adds 46975b5b29e [Hexagon] Wrap functions only used in asserts in ifndef NDEBUG adds b69fe6a85db [X86] Add icmp ne/eq (srl (ctlz x), log2(bw)) test coverage. adds 500864f928c Remove some unused <vector> includes. NFCI. adds 350247a93c0 [AArch64] Rearrange mul(dup(sext/zext)) to mul(sext/zext(dup)) adds 1307e3f6c46 [TargetLowering] Add icmp ne/eq (srl (ctlz x), log2(bw)) ve [...] adds 7809fa20400 [flang][driver] Add support for `-D`, `-U` adds 136f4989195 AMDGPU: Explicitly use SelectionDAG in legacy intrinsic tests adds 0a3cf7f4762 AMDGPU/GlobalISel: Add baseline IR tests for fdiv adds dfd3384feec [InstCombine] Update valueCoversEntireFragment to use TypeSize adds 3e357ecd44a [llvm][NFC] Disallow all warnings in TypeSize tests adds ab3a3f543b1 AMDGPU/GlobalISel: Update fdiv lowering for denormal/ulp in [...] adds b4706309130 [NFC] Removed unused prefixes from CodeGen/AMDGPU adds 2b638ed5a12 [mlir] NFC: fix trivial typos fix typos under docs, test, a [...] adds bd166c813c5 Nit: fix spacing adds 6173d1277be Remove allow-unregistered-dialect from some tests that don' [...] adds 08e5e91e45a [X86] Remove [ER]SP from all CSR lists adds 7ef9139a391 [Clang] Remove unnecessary Attr.isArgIdent checks. adds 3f8c2520c04 [X86] Add commuted patterns test coverage for D93599 adds 90347ab96f2 [NFC] Removed unused prefixes in CodeGen/AMDGPU adds 1ca5e68aa07 [NVPTX] Fix debugging information being added to NVPTX targ [...] adds 7afdc89c205 [sanitizer] Define SANITIZER_GLIBC to refine SANITIZER_LINU [...] adds 7916fd71e94 [lld-macho] Fix GCC -Wunused-variable in -DLLVM_ENABLE_ASSE [...] adds 322e98bc279 [flang][openacc] Add more parsing/sema tests for init and s [...] adds 7fea561eb1c [CGSCC][Coroutine][NewPM] Properly support function splitti [...] adds 5d24089a700 [SLP] reduce code for propagating flags on reductions; NFC adds 4c022b5a41d [SLP] use reduction kind's opcode to create new instructions; NFC adds 8f9da24fa7f [GVN] Regenerate test checks (NFC) adds a6df39236fd [InstSimplify] Fold out-of-bounds shift to poison adds 54c01057b68 Fix non-assert builds after D93828 adds a515342de9c [test] Pin AMDGPU/opt-pipeline.ll to legacy PM adds c68faed041e [RISCV] Return a vXi1 vector type from getSetCCResultType i [...] adds 47fba9e1eae [test] Pin partial-unswitch.ll to legacy PM adds 0bfe1001456 [NFC] Test case refactor adds 7d48eff8ba1 [PowerPC] Avoid call to undef in test (NFC) adds d042f2db5bf [InstSimplify] Fold call null/undef to poison adds 221c3b174b1 [InstSimplify] Canonicalize non-demanded shuffle op to pois [...] adds badc7606b0f [mlir] Remove a number of methods from mlir::OpState that j [...] adds 4fde2b6a0c0 [OpenCL] Add clang extension for function pointers. adds 0e874fc014b [OpenCL] Add clang extension for variadic functions. adds f6f6f6375d1 [BasicAA] Fix BatchAA results for phi-phi assumptions adds 90bf3ecef4b [clang-offload-bundler] Add option -list adds f9190c86813 [mlir][vector] Support unrolling for transfer ops using tensors adds 2a29ce30345 [hip] Fix HIP version parsing. adds e2a623094f6 [OpenMP] Fixed the test environment when building along with LLVM adds 5acdae1f9a7 [OpenMP] Fixed an issue that wrong LLVM headers might be in [...] adds 4726bec8f29 [libc] Add implementation of fmaf. adds e0a93e4b65b [mlir][ODS] Rename several uses of 'description' to 'summary' adds c42cee0c64f [mlir][ODS] Fix the use of cppClassName in Type constraints [...] adds efd05040e13 [mlir] Add hoisting transformation for transfer ops on tensor adds fb1c5285269 [OpenMP] Use c_int/c_size_t in Fortran target memory routin [...] adds 63aeaf754a7 [DominatorTree] Add support for mixed pre/post CFG views. adds a1265690cf6 Fix failing triple test for macOS 11 with non-zero minor versions. adds 41d919aa294 [mlir][TypeDefGen] Remove the need to define parser/printer [...] adds f9e858f5fd7 [libc] Use a wrapper for rand instead of calling std::rand [...] adds 080943f7525 [mlir][vector] Support transfer op on tensor optimizations adds b37de2afa30 [Support] Untie the llvm::Signpost interface from llvm::Timer adds 6d94eeadd28 [lldb] Ad os_signpost support to lldb_private::Timer adds 781c476ce09 [libc++] ADL-proof vector<bool> by adding _VSTD:: qualifica [...] adds 4bdab548266 [PPC] Remove old PPCSubTarget variable. adds 8deaec122ec [analyzer] Update Fuchsia checker to catch releasing unowne [...] adds 8871a4b4cab [Constant] Update ConstantVector::get to return poison if a [...] adds d853bd7a4e8 [lldb/Lua] add support for multiline scripted breakpoints adds 7a8ced43d7e [RISCV] Fix a few section number comments in RISCVInstrInfo [...] adds 37e83bc6db3 [NFC] Move readAPValue/writeAPValue up the inheritance hierarchy adds c95f39891a2 [Constant] Add tests for ConstantVector::get (NFC) adds 3a60a1f1657 [InstSimplify] Fold insertelement vec, poison, idx into vec adds b9bfe8a7530 [lldb] [debugserver] Add stN aliases for stmmN for compatibility adds fbc13e9345c [lldb] Skip scoped enum checks with Dwarf <4 adds 1d0bc055515 [llvm] Use llvm::append_range (NFC) adds 9b228f107d4 [llvm] Use BasicBlock::phis() (NFC) adds cfeecdf7b6d [llvm] Use llvm::all_of (NFC) adds 3505d8dc074 [clangd][NFC] Use PathRef for getCorrespondingHeaderOrSource adds a855c9403fb [NFC] Don't copy MachineFrameInfo on each invocation of HasAlias adds 25bf4a8f428 [debuginfo-test] Fix -Wunused-value adds 25f23a60398 [AsmPrinter] Make OpAsmPrinter::printFunctionalType be resi [...] adds 7510c1152f0 Update for review feedback: Inline var declaration and expa [...] new 01a2508aa58 [PowerPC] Delete remnant isOSDarwin references new bfa6ca07a8c [PowerPC] Delete remnant Darwin ISelLowering code new 022cc6e3434 [PowerPC] Delete dead Lower* new 3bfc9bb8ef2 [VE][NFC] Update comments to match the generated instructions new dbfc1ac4d86 [X86] Update tests for znver3 new 238dbeb1e7b [mlir][ODS] Fix missed rename of TypeParameter 'description [...] new 7ddbe0cb905 [LV] Merge tests into a single file (NFC) The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/ClangdServer.cpp | 4 +- clang-tools-extra/clangd/HeaderSourceSwitch.cpp | 15 +- clang-tools-extra/clangd/HeaderSourceSwitch.h | 5 +- clang-tools-extra/clangd/index/Merge.cpp | 11 +- clang-tools-extra/clangd/index/Merge.h | 4 - .../clangd/refactor/tweaks/DefineOutline.cpp | 5 +- .../clangd/unittests/FindSymbolsTests.cpp | 12 +- clang-tools-extra/clangd/unittests/IndexTests.cpp | 33 + .../clangd/unittests/TUSchedulerTests.cpp | 7 +- clang/docs/LanguageExtensions.rst | 77 ++ clang/include/clang/AST/APValue.h | 16 +- clang/include/clang/AST/AbstractBasicReader.h | 34 + clang/include/clang/AST/AbstractBasicWriter.h | 35 + clang/include/clang/AST/PropertiesBase.td | 308 +++++ clang/include/clang/Basic/CodeGenOptions.h | 2 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 - .../include/clang/Basic/DiagnosticFrontendKinds.td | 2 - clang/include/clang/Basic/OpenCLExtensions.def | 2 + clang/include/clang/Driver/Options.td | 1368 ++++++++++++-------- .../include/clang/Serialization/ASTRecordReader.h | 2 +- .../include/clang/Serialization/ASTRecordWriter.h | 9 +- clang/include/clang/Serialization/ASTWriter.h | 5 + clang/lib/AST/APValue.cpp | 8 + clang/lib/Basic/Targets/AMDGPU.h | 2 + clang/lib/Basic/Targets/NVPTX.h | 2 + clang/lib/Driver/ToolChains/AMDGPU.cpp | 28 +- clang/lib/Driver/ToolChains/Clang.cpp | 27 +- clang/lib/Driver/ToolChains/CommonArgs.cpp | 36 + clang/lib/Driver/ToolChains/CommonArgs.h | 4 + clang/lib/Driver/ToolChains/Cuda.cpp | 2 +- clang/lib/Driver/ToolChains/Flang.cpp | 14 +- clang/lib/Driver/ToolChains/Flang.h | 9 + clang/lib/Driver/ToolChains/ROCm.h | 2 +- clang/lib/Frontend/CompilerInvocation.cpp | 901 ++----------- clang/lib/Parse/ParseDecl.cpp | 7 +- clang/lib/Sema/SemaDecl.cpp | 16 +- clang/lib/Sema/SemaInit.cpp | 14 +- clang/lib/Sema/SemaType.cpp | 113 +- clang/lib/Serialization/ASTReader.cpp | 159 --- clang/lib/Serialization/ASTWriter.cpp | 138 -- .../Checkers/FuchsiaHandleChecker.cpp | 115 +- clang/test/AST/pr47636.cpp | 26 + clang/test/Analysis/fuchsia_handle.cpp | 21 + clang/test/CodeGenCXX/pr47636.cpp | 12 + ...vector_literals_valid.cl => vector_literals.cl} | 0 ...fflevector_valid.cl => vector_shufflevector.cl} | 0 clang/test/Driver/Inputs/rocm/bin/.hipVersion | 4 +- clang/test/Driver/arm-machine-outliner.c | 9 + clang/test/Driver/clang-offload-bundler.c | 59 +- clang/test/Driver/x86-march.c | 4 + clang/test/Frontend/x86-target-cpu.c | 1 + clang/test/Misc/amdgcn.languageOptsOpenCL.cl | 12 +- clang/test/Misc/nvptx.languageOptsOpenCL.cl | 12 +- clang/test/Misc/r600.languageOptsOpenCL.cl | 12 +- clang/test/Parser/opencl-cxx-virtual.cl | 23 +- clang/test/Profile/c-generate.c | 2 +- clang/test/SemaOpenCL/extension-version.cl | 12 +- clang/test/SemaOpenCL/func.cl | 38 +- ...ipes-1.2-negative.cl => invalid-pipes-cl1.2.cl} | 0 ...erals_invalid.cl => invalid-vector-literals.cl} | 0 .../{vector_conv_invalid.cl => vector-conv.cl} | 0 .../{kernel_invalid.cl => invalid-kernel.cl} | 0 clang/test/SemaOpenCLCXX/members.cl | 29 +- .../clang-offload-bundler/ClangOffloadBundler.cpp | 174 ++- .../unittests/Frontend/CompilerInvocationTest.cpp | 84 +- clang/utils/TableGen/ClangASTPropertiesEmitter.cpp | 12 +- .../sanitizer_platform_limits_posix.cpp | 9 +- .../sanitizer_procmaps_solaris.cpp | 4 +- .../llvm-prettyprinters/gdb/llvm-support.cpp | 4 +- flang/include/flang/Frontend/CompilerInstance.h | 8 + flang/include/flang/Frontend/CompilerInvocation.h | 13 + flang/include/flang/Frontend/PreprocessorOptions.h | 42 + flang/lib/Frontend/CompilerInstance.cpp | 2 + flang/lib/Frontend/CompilerInvocation.cpp | 69 +- flang/lib/Frontend/FrontendAction.cpp | 14 +- flang/lib/Frontend/FrontendActions.cpp | 15 +- flang/test/Flang-Driver/driver-help-hidden.f90 | 2 + flang/test/Flang-Driver/driver-help.f90 | 12 +- flang/test/Flang-Driver/macro_def_undef.f90 | 38 + flang/test/Flang-Driver/macro_multiline.f90 | 22 + flang/test/Flang-Driver/parse-error.f95 | 8 + flang/test/Flang-Driver/scanning-error.f95 | 8 + flang/test/Flang-Driver/syntax-only.f90 | 2 +- flang/test/Semantics/acc-clause-validity.f90 | 28 + flang/tools/f18/f18.cpp | 8 +- libc/benchmarks/LibcBenchmark.h | 8 +- libc/config/linux/aarch64/entrypoints.txt | 1 + libc/config/linux/x86_64/entrypoints.txt | 1 + libc/spec/stdc.td | 2 + libc/src/math/CMakeLists.txt | 11 + libc/src/math/fmaf.cpp | 64 + libc/src/math/fmaf.h | 18 + libc/src/string/memory_utils/memcpy_utils.h | 2 +- libc/test/src/math/CMakeLists.txt | 13 + libc/test/src/math/FmaTest.h | 94 ++ libc/test/src/math/fmaf_test.cpp | 19 + .../src/string/memory_utils/memcpy_utils_test.cpp | 22 +- libc/utils/FPUtil/FPBits.h | 12 +- libc/utils/MPFRWrapper/MPFRUtils.cpp | 121 +- libc/utils/MPFRWrapper/MPFRUtils.h | 24 +- libc/utils/testutils/CMakeLists.txt | 2 + libc/utils/testutils/RandUtils.cpp | 19 + libc/utils/testutils/RandUtils.h | 16 + libcxx/include/__bit_reference | 28 +- libcxx/include/__mutex_base | 8 +- libcxx/include/__tree | 90 +- libcxx/include/array | 6 +- libcxx/include/bitset | 2 +- libcxx/include/functional | 2 +- libcxx/include/future | 12 +- libcxx/include/iomanip | 2 +- libcxx/include/mutex | 2 +- .../sequences/vector/robust_against_adl.pass.cpp | 7 +- lld/MachO/SyntheticSections.cpp | 1 + lldb/include/lldb/Utility/Timer.h | 1 + lldb/source/Plugins/ScriptInterpreter/Lua/Lua.cpp | 17 + lldb/source/Plugins/ScriptInterpreter/Lua/Lua.h | 1 + .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 94 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.h | 4 + lldb/source/Utility/Timer.cpp | 8 + .../register/register_command/TestRegisters.py | 8 +- lldb/test/API/python_api/type/TestTypeList.py | 45 +- .../tools/lldb-server/TestGdbRemoteAuxvSupport.py | 81 +- .../TestGdbRemoteLibrariesSvr4Support.py | 6 - .../TestGdbRemoteMemoryAllocation.py | 7 +- .../register-reading/TestGdbRemoteGPacket.py | 18 +- .../thread-name/TestGdbRemoteThreadName.py | 3 - lldb/test/CMakeLists.txt | 1 + .../test/Shell/Register/x86-multithread-write.test | 2 +- .../ScriptInterpreter/Lua/breakpoint_callback.test | 12 +- .../ScriptInterpreter/Lua/partial_statements.test | 15 + lldb/test/Shell/lit.cfg.py | 3 + lldb/test/Shell/lit.site.cfg.py.in | 1 + .../source/MacOSX/i386/DNBArchImplI386.cpp | 48 +- .../source/MacOSX/x86_64/DNBArchImplX86_64.cpp | 48 +- llvm/docs/ReleaseNotes.rst | 3 + llvm/include/llvm/ADT/DirectedGraph.h | 2 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 16 +- llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 14 + llvm/include/llvm/Analysis/InlineAdvisor.h | 6 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 33 +- llvm/include/llvm/Analysis/LoopInfoImpl.h | 8 +- llvm/include/llvm/Analysis/MemorySSAUpdater.h | 7 +- llvm/include/llvm/CodeGen/CodeGenPassBuilder.h | 1 - llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 10 + llvm/include/llvm/CodeGen/ValueTypes.h | 2 +- .../llvm/ExecutionEngine/JITEventListener.h | 1 - llvm/include/llvm/IR/InstrTypes.h | 2 +- llvm/include/llvm/Option/OptParser.td | 18 +- llvm/include/llvm/ProfileData/SampleProfReader.h | 4 +- llvm/include/llvm/Support/CFGDiff.h | 2 +- llvm/include/llvm/Support/GenericDomTree.h | 18 +- llvm/include/llvm/Support/Signposts.h | 11 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 9 + .../llvm/Transforms/Utils/CallGraphUpdater.h | 2 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 122 +- llvm/lib/Analysis/CFGPrinter.cpp | 7 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 16 +- llvm/lib/Analysis/InstructionSimplify.cpp | 34 +- llvm/lib/Analysis/LazyCallGraph.cpp | 260 +++- llvm/lib/Analysis/MemorySSAUpdater.cpp | 17 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 3 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 4 +- llvm/lib/Bitstream/Reader/BitstreamReader.cpp | 3 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 7 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 52 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 23 +- .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 60 +- llvm/lib/CodeGen/MachineInstr.cpp | 145 +-- llvm/lib/CodeGen/MachineOutliner.cpp | 9 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 5 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 41 +- llvm/lib/CodeGen/TargetRegisterInfo.cpp | 26 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 2 +- .../Interpreter/ExternalFunctions.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 3 +- llvm/lib/IR/Attributes.cpp | 2 +- llvm/lib/IR/BasicBlock.cpp | 8 +- llvm/lib/IR/Constants.cpp | 7 +- llvm/lib/IR/IRBuilder.cpp | 9 +- llvm/lib/MC/MCParser/AsmParser.cpp | 2 +- llvm/lib/MC/MCParser/MasmParser.cpp | 5 +- llvm/lib/MC/WasmObjectWriter.cpp | 391 +++--- llvm/lib/MCA/HardwareUnits/Scheduler.cpp | 2 +- llvm/lib/ProfileData/Coverage/CoverageMapping.cpp | 3 +- llvm/lib/ProfileData/SampleProfReader.cpp | 4 +- llvm/lib/Support/Signposts.cpp | 38 +- llvm/lib/Support/Timer.cpp | 4 +- llvm/lib/Support/Windows/Program.inc | 2 +- llvm/lib/Support/YAMLParser.cpp | 10 +- llvm/lib/TableGen/Record.cpp | 8 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 150 ++- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 42 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 30 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 3 + .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 17 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 30 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 14 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 8 +- .../Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 9 +- llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp | 7 +- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 8 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 6 +- .../lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.h | 1 - llvm/lib/Target/PowerPC/PPCFastISel.cpp | 2 - llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 2 - llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 789 +---------- llvm/lib/Target/PowerPC/PPCISelLowering.h | 20 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 41 +- llvm/lib/Target/PowerPC/PPCSubtarget.h | 3 - llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 15 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 2 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 34 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 11 + llvm/lib/Target/VE/VEAsmPrinter.cpp | 8 +- llvm/lib/Target/X86/X86CallingConv.td | 9 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 4 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 56 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 2 +- .../Instrumentation/AddressSanitizer.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 7 - llvm/lib/Transforms/Scalar/LoopSimplifyCFG.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 20 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 5 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 8 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 5 +- llvm/lib/Transforms/Utils/CallGraphUpdater.cpp | 5 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 8 +- llvm/lib/Transforms/Utils/Local.cpp | 16 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 5 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 47 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 82 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 6 +- llvm/lib/Transforms/Vectorize/VPlan.h | 13 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 11 +- llvm/test/Analysis/BasicAA/phi-speculation.ll | 11 +- .../CostModel/AArch64/cost-scalable-vector-gep.ll | 2 +- .../gep-induction-operand-typesize-warning.ll | 2 +- .../runtime-pointer-checking-insert-typesize.ll | 2 +- .../CodeGen/AArch64/aarch64-dup-ext-scalable.ll | 327 +++++ llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll | 185 +++ llvm/test/CodeGen/AArch64/aarch64-smull.ll | 167 +-- llvm/test/CodeGen/AArch64/arm64-neon-3vdiff.ll | 84 +- .../dag-combine-lifetime-end-store-typesize.ll | 2 +- .../CodeGen/AArch64/debug-info-sve-dbg-declare.mir | 222 ++++ .../CodeGen/AArch64/debug-info-sve-dbg-value.mir | 127 ++ llvm/test/CodeGen/AArch64/live-debugvalues-sve.mir | 174 +++ llvm/test/CodeGen/AArch64/lowerMUL-newload.ll | 53 +- llvm/test/CodeGen/AArch64/sve-redundant-store.ll | 2 +- .../CodeGen/AArch64/vecreduce-fadd-legalization.ll | 9 +- llvm/test/CodeGen/AArch64/vecreduce-fadd.ll | 63 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll | 1249 ++++++++++++++++++ llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll | 979 ++++++++++++++ llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll | 990 ++++++++++++++ llvm/test/CodeGen/AMDGPU/GlobalISel/frem.ll | 42 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 139 +- llvm/test/CodeGen/AMDGPU/large-alloca-compute.ll | 12 +- llvm/test/CodeGen/AMDGPU/lds-alignment.ll | 2 +- .../AMDGPU/llvm.amdgcn.buffer.store.format.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.buffer.store.format.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cos.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubeid.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubema.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubesc.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubetc.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.br.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.p.ll | 4 +- .../AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.v.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fract.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.d16.dim.ll | 2 +- .../AMDGPU/llvm.amdgcn.image.gather4.d16.dim.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.log.clamp.ll | 2 +- .../AMDGPU/llvm.amdgcn.raw.buffer.atomic.ll | 4 +- .../AMDGPU/llvm.amdgcn.raw.buffer.load.format.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.ll | 6 +- .../llvm.amdgcn.raw.buffer.store.format.d16.ll | 4 +- .../AMDGPU/llvm.amdgcn.raw.tbuffer.store.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.ll | 8 +- .../CodeGen/AMDGPU/llvm.amdgcn.s.memrealtime.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.memtime.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sbfe.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll | 6 +- .../CodeGen/AMDGPU/llvm.amdgcn.set.inactive.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sin.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.buffer.atomic.ll | 4 +- .../llvm.amdgcn.struct.buffer.load.format.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.buffer.load.ll | 4 +- .../llvm.amdgcn.struct.buffer.store.format.d16.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.tbuffer.load.d16.ll | 2 +- .../AMDGPU/llvm.amdgcn.struct.tbuffer.store.d16.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.load.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.tbuffer.load.dwordx3.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.load.ll | 4 +- .../AMDGPU/llvm.amdgcn.tbuffer.store.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.tbuffer.store.dwordx3.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.store.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.workgroup.id.ll | 12 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.writelane.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.log.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.log.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.log10.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.log10.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.mulo.ll | 4 +- .../CodeGen/AMDGPU/llvm.r600.read.local.size.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.rint.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.round.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-constant-i16.ll | 8 +- llvm/test/CodeGen/AMDGPU/load-constant-i64.ll | 8 +- llvm/test/CodeGen/AMDGPU/load-global-f32.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-global-f64.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-global-i16.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-global-i64.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-lo16.ll | 8 +- llvm/test/CodeGen/AMDGPU/load-local-f64.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local-i32.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local.128.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local.96.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-weird-sizes.ll | 10 +- llvm/test/CodeGen/AMDGPU/local-atomics64.ll | 2 +- llvm/test/CodeGen/AMDGPU/local-memory.ll | 6 +- .../AMDGPU/local-stack-alloc-block-sp-reference.ll | 4 +- llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll | 10 +- llvm/test/CodeGen/AMDGPU/mad-mix-hi.ll | 4 +- llvm/test/CodeGen/AMDGPU/mad-mix-lo.ll | 2 +- llvm/test/CodeGen/AMDGPU/max.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/med3-no-simplify.ll | 6 +- llvm/test/CodeGen/AMDGPU/min.ll | 10 +- llvm/test/CodeGen/AMDGPU/mixed-wave32-wave64.ll | 2 +- llvm/test/CodeGen/AMDGPU/move-to-valu-atomicrmw.ll | 4 +- llvm/test/CodeGen/AMDGPU/mul.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/nand.ll | 8 +- llvm/test/CodeGen/AMDGPU/nested-calls.ll | 6 +- llvm/test/CodeGen/AMDGPU/nor.ll | 8 +- llvm/test/CodeGen/AMDGPU/omod.ll | 4 +- llvm/test/CodeGen/AMDGPU/opencl-image-metadata.ll | 4 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 8 +- llvm/test/CodeGen/AMDGPU/pack.v2f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/pack.v2i16.ll | 6 +- llvm/test/CodeGen/AMDGPU/packed-op-sel.ll | 2 +- llvm/test/CodeGen/AMDGPU/partial-shift-shrink.ll | 2 +- llvm/test/CodeGen/AMDGPU/preserve-hi16.ll | 2 +- .../CodeGen/AMDGPU/private-access-no-objects.ll | 8 +- llvm/test/CodeGen/AMDGPU/private-element-size.ll | 6 +- llvm/test/CodeGen/AMDGPU/r600.bitcast.ll | 2 +- .../CodeGen/AMDGPU/reduce-load-width-alignment.ll | 6 +- llvm/test/CodeGen/ARM/vadd.ll | 37 +- llvm/test/CodeGen/ARM/vmla.ll | 74 +- llvm/test/CodeGen/ARM/vmls.ll | 74 +- llvm/test/CodeGen/ARM/vmul.ll | 64 +- llvm/test/CodeGen/ARM/vsub.ll | 37 +- llvm/test/CodeGen/Hexagon/vect/zext-v4i1.ll | 34 +- llvm/test/CodeGen/PowerPC/p10-vector-shift.ll | 6 + llvm/test/CodeGen/PowerPC/spe.ll | 47 +- llvm/test/CodeGen/RISCV/mul.ll | 204 +++ llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv32.ll | 805 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv64.ll | 777 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv32.ll | 805 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv64.ll | 777 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv32.ll | 805 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv64.ll | 777 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv32.ll | 805 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv64.ll | 777 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv32.ll | 804 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv64.ll | 777 +++++++++++ llvm/test/CodeGen/X86/avx512-regcall-Mask.ll | 72 +- llvm/test/CodeGen/X86/avx512-regcall-NoMask.ll | 224 ++-- llvm/test/CodeGen/X86/cmp-concat.ll | 124 ++ llvm/test/CodeGen/X86/dynamic-regmask.ll | 8 +- llvm/test/CodeGen/X86/ipra-reg-usage.ll | 2 +- llvm/test/CodeGen/X86/lzcnt-cmp.ll | 177 +++ llvm/test/MC/AArch64/brbe.s | 14 + llvm/test/MC/X86/x86_long_nop.s | 2 + llvm/test/Transforms/Coroutines/coro-async.ll | 1 + .../Coroutines/coro-retcon-resume-values2.ll | 1 + .../Transforms/Coroutines/coro-split-recursive.ll | 36 + llvm/test/Transforms/GVN/PRE/volatile.ll | 28 +- .../InstCombine/X86/x86-pack-inseltpoison.ll | 6 +- .../Transforms/InstCombine/add-shl-sdiv-to-srem.ll | 2 +- .../InstCombine/debuginfo-scalable-typesize.ll | 36 + .../InstCombine/extractelement-inseltpoison.ll | 3 +- llvm/test/Transforms/InstCombine/extractelement.ll | 3 +- .../gep-can-replace-gep-idx-with-zero-typesize.ll | 2 +- .../InstCombine/out-of-bounds-indexes.ll | 4 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 2 +- llvm/test/Transforms/InstCombine/shift.ll | 5 +- llvm/test/Transforms/InstSimplify/call.ll | 4 +- llvm/test/Transforms/InstSimplify/insertelement.ll | 3 +- .../Transforms/InstSimplify/shift-knownbits.ll | 8 +- llvm/test/Transforms/InstSimplify/shift.ll | 18 +- llvm/test/Transforms/InstSimplify/undef.ll | 10 +- .../LoopDeletion/noop-loops-with-subloops.ll | 19 +- .../Transforms/LoopDeletion/unreachable-loops.ll | 25 +- llvm/test/Transforms/LoopDeletion/update-scev.ll | 3 + .../Transforms/LoopUnswitch/partial-unswitch.ll | 2 +- .../AArch64/sve-scalable-load-in-loop.ll | 2 +- .../dont-fold-tail-for-assumed-divisible-TC.ll | 70 - .../dont-fold-tail-for-divisible-TC.ll | 66 + .../Transforms/PhaseOrdering/X86/scalarization.ll | 2 +- .../X86/alternate-int-inseltpoison.ll | 2 +- .../Transforms/SLPVectorizer/X86/alternate-int.ll | 8 +- .../X86/insert-binop-with-constant.ll | 28 +- .../Transforms/VectorCombine/X86/insert-binop.ll | 2 +- llvm/unittests/ADT/TripleTest.cpp | 8 + llvm/unittests/Analysis/AliasAnalysisTest.cpp | 3 +- llvm/unittests/Analysis/CGSCCPassManagerTest.cpp | 33 +- llvm/unittests/Analysis/LazyCallGraphTest.cpp | 682 ++++++++++ llvm/unittests/IR/ConstantsTest.cpp | 8 + llvm/unittests/Support/Host.cpp | 12 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 6 +- llvm/utils/TableGen/RegisterBankEmitter.cpp | 4 +- mlir/docs/CAPI.md | 2 +- mlir/docs/ConversionToLLVMDialect.md | 6 +- mlir/docs/Dialects/LLVM.md | 2 +- mlir/docs/Dialects/TOSA.md | 4 +- mlir/docs/OpDefinitions.md | 247 ++-- mlir/docs/PassManagement.md | 2 +- mlir/include/mlir/Conversion/Passes.td | 38 +- mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 6 +- mlir/include/mlir/Dialect/Async/IR/AsyncBase.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 4 +- .../mlir/Dialect/Linalg/Transforms/Hoisting.h | 9 +- mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 2 +- .../mlir/Dialect/SPIRV/IR/SPIRVArithmeticOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVAtomicOps.td | 4 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 2 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBitOps.td | 3 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVCastOps.td | 10 +- .../mlir/Dialect/SPIRV/IR/SPIRVLogicalOps.td | 14 +- .../mlir/Dialect/SPIRV/IR/SPIRVNonUniformOps.td | 8 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOpTraits.h | 30 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.h | 1 + mlir/include/mlir/Dialect/Shape/IR/ShapeBase.td | 10 +- mlir/include/mlir/Dialect/Tosa/IR/TosaOpBase.td | 8 +- .../include/mlir/Dialect/Vector/VectorTransforms.h | 11 +- mlir/include/mlir/Dialect/Vector/VectorUtils.h | 6 + mlir/include/mlir/IR/OpBase.td | 173 ++- mlir/include/mlir/IR/OpImplementation.h | 12 +- mlir/include/mlir/TableGen/Constraint.h | 2 +- mlir/include/mlir/TableGen/OpTrait.h | 2 +- mlir/include/mlir/TableGen/Type.h | 4 +- mlir/include/mlir/TableGen/TypeDef.h | 4 +- .../AffineToStandard/AffineToStandard.cpp | 2 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 35 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 297 +++-- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 139 ++ .../Dialect/Vector/VectorTransferOpTransforms.cpp | 83 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 54 +- mlir/lib/Dialect/Vector/VectorUtils.cpp | 13 +- mlir/lib/IR/AsmPrinter.cpp | 32 + mlir/lib/IR/Value.cpp | 5 - mlir/lib/TableGen/Constraint.cpp | 10 +- mlir/lib/TableGen/OpTrait.cpp | 4 +- mlir/lib/TableGen/Type.cpp | 21 +- mlir/lib/TableGen/TypeDef.cpp | 8 +- .../lower-alloc-to-gpu-runtime-calls.mlir | 2 +- .../lower-launch-func-to-gpu-runtime-calls.mlir | 4 +- .../lower-memcpy-to-gpu-runtime-calls.mlir | 2 +- .../GPUCommon/lower-wait-to-gpu-runtime-calls.mlir | 2 +- .../Async/async-ref-counting-optimization.mlir | 2 +- mlir/test/Dialect/GPU/async-region.mlir | 2 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 15 +- mlir/test/Dialect/LLVMIR/types.mlir | 26 + mlir/test/Dialect/Linalg/hoisting.mlir | 166 +++ .../Dialect/Vector/vector-transfer-unroll.mlir | 62 + .../test/Dialect/Vector/vector-transferop-opt.mlir | 63 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 57 +- mlir/test/Transforms/buffer-deallocation.mlir | 2 +- mlir/test/Transforms/normalize-memrefs-ops.mlir | 2 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 2 +- mlir/test/lib/Dialect/Shape/TestShapeFunctions.cpp | 2 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 3 - mlir/test/lib/Transforms/TestLinalgHoisting.cpp | 1 + mlir/test/lib/Transforms/TestSparsification.cpp | 2 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 11 +- mlir/test/mlir-tblgen/op-attribute.td | 2 +- mlir/test/mlir-tblgen/op-decl.td | 17 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 2 +- mlir/tools/mlir-tblgen/EnumsGen.cpp | 2 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 14 +- mlir/tools/mlir-tblgen/OpDocGen.cpp | 12 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 2 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 10 +- mlir/tools/mlir-tblgen/StructsGen.cpp | 2 +- mlir/tools/mlir-tblgen/TypeDefGen.cpp | 48 +- mlir/unittests/TableGen/structs.td | 2 +- openmp/libomptarget/CMakeLists.txt | 22 +- openmp/libomptarget/src/CMakeLists.txt | 8 + openmp/runtime/src/include/omp_lib.f90.var | 68 +- openmp/runtime/src/include/omp_lib.h.var | 97 +- 502 files changed, 20437 insertions(+), 5788 deletions(-) create mode 100644 clang/test/AST/pr47636.cpp rename clang/test/CodeGenOpenCL/{vector_literals_valid.cl => vector_literals.cl} (100%) rename clang/test/CodeGenOpenCL/{vector_shufflevector_valid.cl => vector_shuffleve [...] create mode 100644 clang/test/Driver/arm-machine-outliner.c rename clang/test/SemaOpenCL/{pipes-1.2-negative.cl => invalid-pipes-cl1.2.cl} (100%) rename clang/test/SemaOpenCL/{vector_literals_invalid.cl => invalid-vector-literal [...] rename clang/test/SemaOpenCL/{vector_conv_invalid.cl => vector-conv.cl} (100%) rename clang/test/SemaOpenCLCXX/{kernel_invalid.cl => invalid-kernel.cl} (100%) create mode 100644 flang/include/flang/Frontend/PreprocessorOptions.h create mode 100644 flang/test/Flang-Driver/macro_def_undef.f90 create mode 100644 flang/test/Flang-Driver/macro_multiline.f90 create mode 100644 flang/test/Flang-Driver/parse-error.f95 create mode 100644 flang/test/Flang-Driver/scanning-error.f95 create mode 100644 libc/src/math/fmaf.cpp create mode 100644 libc/src/math/fmaf.h create mode 100644 libc/test/src/math/FmaTest.h create mode 100644 libc/test/src/math/fmaf_test.cpp create mode 100644 libc/utils/testutils/RandUtils.cpp create mode 100644 libc/utils/testutils/RandUtils.h create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/partial_statements.test create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-scalable.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll create mode 100644 llvm/test/CodeGen/AArch64/debug-info-sve-dbg-declare.mir create mode 100644 llvm/test/CodeGen/AArch64/debug-info-sve-dbg-value.mir create mode 100644 llvm/test/CodeGen/AArch64/live-debugvalues-sve.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/X86/cmp-concat.ll create mode 100644 llvm/test/CodeGen/X86/lzcnt-cmp.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-split-recursive.ll create mode 100644 llvm/test/Transforms/InstCombine/debuginfo-scalable-typesize.ll delete mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-assumed-d [...] create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOpTraits.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (3a55fd1dc -> 5e4fc31de)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards 3a55fd1dc 0: update: llvm-linux-qemu: boot new 5e4fc31de 0: update: llvm-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3a55fd1dc) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 226 +- 02-prepare_abe/console.log | 226 +- 03-build_llvm/console.log | 13754 ++++++++++++------------ 04-build_linux/console.log | 654 +- 05-build_abe-qemu/console.log | 6817 ++++++------ 06-boot_linux/console.log | 4 +- 07-check_regression/console.log | 12 +- 08-update_baseline/console.log | 18 +- console.log | 21711 +++++++++++++++++++------------------- jenkins/manifest.sh | 16 +- 10 files changed, 21772 insertions(+), 21666 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_kernel updated (ec7585b -> fb6acf8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel in repository toolchain/ci/interesting-commits. from ec7585b Add last-good 1d0bc05551587046c4a6896215c92f7e1259d10e from h [...] new fb6acf8 Add regression 9b228f107d43341ef73af92865f73a9a076c5a76 from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: llvm | 1 + 1 file changed, 1 insertion(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_kernel updated (1521a50 -> ec7585b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel in repository toolchain/ci/interesting-commits. from 1521a50 Add regression 886c8121659dddb6dbfab4cdeb58d75e2d928731 from [...] new ec7585b Add last-good 1d0bc05551587046c4a6896215c92f7e1259d10e from h [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: llvm | 1 + 1 file changed, 1 insertion(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_binutils updated (c59e30ed17 -> 2652cfad8d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_binutils in repository toolchain/ci/binutils-gdb. from c59e30ed17 libctf: new testsuite adds 9bc769718d libctf: new test of enum lookups with the _next iterator adds abed0b0718 libctf: warn about information loss because of unreleased fo [...] adds 6c3a38777b libctf, include: support unnamed structure members better adds 8769046e5a libctf: remove outdated comment about parent dict importing adds abe4ca69a1 libctf: fix lookups of pointers by name in parent dicts adds 608a333d7d libctf: fix old ChangeLog typo adds b4b6ea4680 libctf, ld: fix formatting of forwards to unions and enums adds 70d3120f32 libctf, testsuite: don't run without a suitable compiler adds 0814dbfbfc libctf, testsuite: adjust for real return type of ctf_member_count adds 85dd67bd6d Automatic date update in version.in adds 0c7f5bd08c sim: h8300: simplify testsuite runner adds a2f8e947a8 sim: h8300: fix test mach markers adds c004e77f7d sim: testsuite: delete unused Make-common.in file adds 865288236d sim: fr30: delete unused testsuite adds fbc09e7af7 RISC-V: Implement support for big endian targets. adds f36ce378b4 RISC-V: Fix riscv gas/ld testsuites failures for big endian. adds 286d2f2cd7 RISC-V: Mention -mbig-endian and -mlittle-endian in doc adds 22206e847d gas APP macro tests adds 73624512cf ld rgn-at10 and rgn-at11 test adds 3677b72961 sparc-sun-solaris2 and sparc64-sun-solaris2 config adds 85f55c2b75 sparc-elf ld test fails adds 599c86c4a5 score-elf binutils-all/strip-13 fail adds 4b186f88b8 gdbsupport: common-utils.h: fix typo in header adds 3c55062cc1 gdb/testsuite: fix race in gdb.threads/signal-while-stepping [...] adds b49180acf2 Fix fixed-point binary operation type handling adds 1606216201 config.sub update broke powerpc-eabivle adds 4018f4e0fc ld pr22471 test fails adds f526791a6f Regen ld/po/BLD-POTFILES.in adds e2ede46cb2 Automatic date update in version.in adds 6987d5a1bb binutils/readelf.c: Correct grammar in comment adds d4e57b87a3 bfin: Check bfd_link_hash_indirect adds 2652cfad8d RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructio [...] No new revisions were added by this update. Summary of changes: ChangeLog | 4 + bfd/ChangeLog | 55 ++++ bfd/config.bfd | 17 +- bfd/configure | 2 + bfd/configure.ac | 2 + bfd/elf32-bfin.c | 10 +- bfd/elf32-score.c | 10 +- bfd/elf32-score7.c | 10 +- bfd/elfnn-riscv.c | 107 ++++--- bfd/elfxx-riscv.c | 2 +- bfd/targets.c | 4 + bfd/version.h | 2 +- binutils/ChangeLog | 4 + binutils/readelf.c | 2 +- config.sub | 4 +- gas/ChangeLog | 59 ++++ gas/config/tc-riscv.c | 46 +++- gas/config/tc-riscv.h | 2 + gas/configure.tgt | 4 +- gas/doc/as.texi | 1 + gas/doc/c-riscv.texi | 8 + gas/testsuite/gas/macros/app1.d | 1 + gas/testsuite/gas/macros/app2.d | 1 + gas/testsuite/gas/macros/app3.d | 1 + gas/testsuite/gas/macros/app4.d | 1 + gas/testsuite/gas/riscv/bitmanip-insns-32.d | 37 +++ gas/testsuite/gas/riscv/bitmanip-insns-64.d | 55 ++++ gas/testsuite/gas/riscv/bitmanip-insns.s | 58 ++++ gas/testsuite/gas/riscv/li32.d | 2 +- gas/testsuite/gas/riscv/li64.d | 2 +- gas/testsuite/gas/riscv/lla32.d | 2 +- gas/testsuite/gas/riscv/lla64.d | 2 +- gas/testsuite/gas/riscv/march-ok-g2.d | 2 +- gas/testsuite/gas/riscv/march-ok-g2_p1.d | 2 +- gas/testsuite/gas/riscv/march-ok-g2p0.d | 2 +- gas/testsuite/gas/riscv/march-ok-i2p0.d | 2 +- gas/testsuite/gas/riscv/march-ok-i2p0m2_a2f2.d | 2 +- .../gas/riscv/march-ok-nse-with-version.d | 2 +- gas/testsuite/gas/riscv/march-ok-two-nse.d | 2 +- gas/testsuite/gas/sparc/sparc.exp | 34 +-- gdb/ChangeLog | 9 + gdb/ada-lang.c | 58 ++-- gdb/testsuite/ChangeLog | 14 + gdb/testsuite/gdb.ada/fixed_points.exp | 17 ++ .../gdb.ada/fixed_points/fixed_points.adb | 1 + gdb/testsuite/gdb.ada/fixed_points/pck.ads | 5 + .../signal-while-stepping-over-bp-other-thread.exp | 2 +- gdb/testsuite/lib/gdb.exp | 23 +- gdb/valarith.c | 46 ++-- gdb/valops.c | 63 +++-- gdb/value.h | 5 + gdbsupport/ChangeLog | 4 + gdbsupport/common-utils.h | 2 +- include/ChangeLog | 17 ++ include/ctf-api.h | 7 +- include/opcode/riscv-opc.h | 108 ++++++++ include/opcode/riscv.h | 7 +- ld/ChangeLog | 84 ++++++ ld/Makefile.am | 12 + ld/Makefile.in | 19 ++ ld/configure.tgt | 25 +- ld/emulparams/elf32briscv.sh | 2 + ld/emulparams/elf32briscv_ilp32.sh | 2 + ld/emulparams/elf32briscv_ilp32f.sh | 2 + ld/emulparams/elf64briscv.sh | 2 + ld/emulparams/elf64briscv_lp64.sh | 2 + ld/emulparams/elf64briscv_lp64f.sh | 2 + ld/po/BLD-POTFILES.in | 6 + ld/testsuite/ld-ctf/enum-forward.c | 2 + ld/testsuite/ld-ctf/enum-forward.d | 20 ++ ld/testsuite/ld-elf/shared.exp | 23 +- ld/testsuite/ld-riscv-elf/attr-merge-arch-01.d | 2 +- ld/testsuite/ld-riscv-elf/attr-merge-arch-02.d | 2 +- ld/testsuite/ld-riscv-elf/attr-merge-arch-03.d | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-01.d | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-02.d | 2 +- ld/testsuite/ld-riscv-elf/c-lui-2.d | 2 +- ld/testsuite/ld-riscv-elf/c-lui.d | 2 +- ld/testsuite/ld-riscv-elf/call-relax.d | 2 +- ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 39 ++- ld/testsuite/ld-riscv-elf/pcrel-lo-addend-2.d | 2 +- ld/testsuite/ld-riscv-elf/pcrel-lo-addend.d | 2 +- ld/testsuite/ld-riscv-elf/weakref32.d | 2 +- ld/testsuite/ld-riscv-elf/weakref64.d | 2 +- ld/testsuite/ld-scripts/rgn-at10.d | 2 +- ld/testsuite/ld-scripts/rgn-at11.d | 3 +- ld/testsuite/ld-sparc/gotop32.dd | 2 +- ld/testsuite/ld-sparc/gotop32.sd | 2 +- ld/testsuite/ld-sparc/gotop32.td | 2 +- ld/testsuite/ld-sparc/gotop64.dd | 2 +- ld/testsuite/ld-sparc/gotop64.sd | 2 +- ld/testsuite/ld-sparc/gotop64.td | 2 +- ld/testsuite/ld-sparc/sparc.exp | 5 +- ld/testsuite/ld-sparc/tlsg32.sd | 2 +- ld/testsuite/ld-sparc/tlsg64.sd | 2 +- ld/testsuite/ld-sparc/tlspie32.dd | 5 +- ld/testsuite/ld-sparc/tlspie64.dd | 5 +- ld/testsuite/ld-sparc/tlssunbin32.dd | 2 +- ld/testsuite/ld-sparc/tlssunbin32.sd | 2 +- ld/testsuite/ld-sparc/tlssunbin32.td | 2 +- ld/testsuite/ld-sparc/tlssunbin64.dd | 2 +- ld/testsuite/ld-sparc/tlssunbin64.sd | 2 +- ld/testsuite/ld-sparc/tlssunbin64.td | 2 +- ld/testsuite/ld-sparc/tlssunnopic32.dd | 2 +- ld/testsuite/ld-sparc/tlssunnopic32.sd | 2 +- ld/testsuite/ld-sparc/tlssunnopic64.dd | 2 +- ld/testsuite/ld-sparc/tlssunnopic64.sd | 2 +- ld/testsuite/ld-sparc/tlssunpic32.dd | 2 +- ld/testsuite/ld-sparc/tlssunpic32.sd | 2 +- ld/testsuite/ld-sparc/tlssunpic32.td | 2 +- ld/testsuite/ld-sparc/tlssunpic64.dd | 2 +- ld/testsuite/ld-sparc/tlssunpic64.sd | 2 +- ld/testsuite/ld-sparc/tlssunpic64.td | 2 +- ld/testsuite/ld-sparc/wdispcall.dd | 2 +- libctf/ChangeLog | 85 ++++++ libctf/ChangeLog-2020 | 2 +- libctf/Makefile.am | 15 +- libctf/Makefile.in | 14 +- libctf/ctf-archive.c | 4 +- libctf/ctf-create.c | 7 +- libctf/ctf-dedup.c | 6 +- libctf/ctf-impl.h | 15 +- libctf/ctf-link.c | 30 ++ libctf/ctf-lookup.c | 197 ++++++++++--- libctf/ctf-open.c | 13 +- libctf/ctf-types.c | 248 +++++++++++------ libctf/ctf-util.c | 5 +- libctf/testsuite/lib/ctf-lib.exp | 7 +- libctf/testsuite/libctf-lookup/enum-symbol-ctf.c | 1 + libctf/testsuite/libctf-lookup/enum-symbol.c | 153 +++++++++++ libctf/testsuite/libctf-lookup/enum-symbol.lk | 6 + libctf/testsuite/libctf-lookup/lookup.exp | 5 + .../testsuite/libctf-lookup/struct-iteration-ctf.c | 28 ++ libctf/testsuite/libctf-lookup/struct-iteration.c | 92 +++++++ libctf/testsuite/libctf-lookup/struct-iteration.lk | 24 ++ libctf/testsuite/libctf-lookup/struct-lookup.c | 60 ++++ libctf/testsuite/libctf-lookup/struct-lookup.lk | 4 + libctf/testsuite/libctf-regression/pptrtab-a.c | 3 + libctf/testsuite/libctf-regression/pptrtab-b.c | 4 + libctf/testsuite/libctf-regression/pptrtab.c | 54 ++++ libctf/testsuite/libctf-regression/pptrtab.lk | 4 + .../regression.exp} | 5 + libctf/testsuite/libctf-writable/pptrtab.c | 109 ++++++++ libctf/testsuite/libctf-writable/pptrtab.lk | 3 + .../lookup.exp => libctf-writable/writable.exp} | 5 - opcodes/ChangeLog | 10 + opcodes/riscv-opc.c | 57 +++- sim/testsuite/ChangeLog | 8 + sim/testsuite/common/Make-common.in | 90 ------ sim/testsuite/sim/fr30/ChangeLog | 112 -------- sim/testsuite/sim/fr30/add.cgs | 55 ---- sim/testsuite/sim/fr30/add.ms | 13 - sim/testsuite/sim/fr30/add2.cgs | 43 --- sim/testsuite/sim/fr30/addc.cgs | 50 ---- sim/testsuite/sim/fr30/addn.cgs | 55 ---- sim/testsuite/sim/fr30/addn2.cgs | 43 --- sim/testsuite/sim/fr30/addsp.cgs | 31 --- sim/testsuite/sim/fr30/allinsn.exp | 19 -- sim/testsuite/sim/fr30/and.cgs | 57 ---- sim/testsuite/sim/fr30/andb.cgs | 31 --- sim/testsuite/sim/fr30/andccr.cgs | 51 ---- sim/testsuite/sim/fr30/andh.cgs | 31 --- sim/testsuite/sim/fr30/asr.cgs | 65 ----- sim/testsuite/sim/fr30/asr2.cgs | 36 --- sim/testsuite/sim/fr30/bandh.cgs | 30 -- sim/testsuite/sim/fr30/bandl.cgs | 30 -- sim/testsuite/sim/fr30/bc.cgs | 109 -------- sim/testsuite/sim/fr30/beorh.cgs | 36 --- sim/testsuite/sim/fr30/beorl.cgs | 36 --- sim/testsuite/sim/fr30/beq.cgs | 109 -------- sim/testsuite/sim/fr30/bge.cgs | 109 -------- sim/testsuite/sim/fr30/bgt.cgs | 109 -------- sim/testsuite/sim/fr30/bhi.cgs | 109 -------- sim/testsuite/sim/fr30/ble.cgs | 109 -------- sim/testsuite/sim/fr30/bls.cgs | 109 -------- sim/testsuite/sim/fr30/blt.cgs | 109 -------- sim/testsuite/sim/fr30/bn.cgs | 109 -------- sim/testsuite/sim/fr30/bnc.cgs | 109 -------- sim/testsuite/sim/fr30/bne.cgs | 109 -------- sim/testsuite/sim/fr30/bno.cgs | 109 -------- sim/testsuite/sim/fr30/bnv.cgs | 109 -------- sim/testsuite/sim/fr30/borh.cgs | 30 -- sim/testsuite/sim/fr30/borl.cgs | 30 -- sim/testsuite/sim/fr30/bp.cgs | 109 -------- sim/testsuite/sim/fr30/bra.cgs | 109 -------- sim/testsuite/sim/fr30/btsth.cgs | 30 -- sim/testsuite/sim/fr30/btstl.cgs | 30 -- sim/testsuite/sim/fr30/bv.cgs | 109 -------- sim/testsuite/sim/fr30/call.cgs | 69 ----- sim/testsuite/sim/fr30/cmp.cgs | 53 ---- sim/testsuite/sim/fr30/cmp2.cgs | 27 -- sim/testsuite/sim/fr30/copld.cgs | 21 -- sim/testsuite/sim/fr30/copop.cgs | 21 -- sim/testsuite/sim/fr30/copst.cgs | 21 -- sim/testsuite/sim/fr30/copsv.cgs | 21 -- sim/testsuite/sim/fr30/div.ms | 176 ------------ sim/testsuite/sim/fr30/div0s.cgs | 64 ----- sim/testsuite/sim/fr30/div0u.cgs | 25 -- sim/testsuite/sim/fr30/div1.cgs | 113 -------- sim/testsuite/sim/fr30/div2.cgs | 120 -------- sim/testsuite/sim/fr30/div3.cgs | 34 --- sim/testsuite/sim/fr30/div4s.cgs | 34 --- sim/testsuite/sim/fr30/dmov.cgs | 73 ----- sim/testsuite/sim/fr30/dmovb.cgs | 46 ---- sim/testsuite/sim/fr30/dmovh.cgs | 46 ---- sim/testsuite/sim/fr30/enter.cgs | 34 --- sim/testsuite/sim/fr30/eor.cgs | 69 ----- sim/testsuite/sim/fr30/eorb.cgs | 40 --- sim/testsuite/sim/fr30/eorh.cgs | 40 --- sim/testsuite/sim/fr30/extsb.cgs | 36 --- sim/testsuite/sim/fr30/extsh.cgs | 48 ---- sim/testsuite/sim/fr30/extub.cgs | 42 --- sim/testsuite/sim/fr30/extuh.cgs | 54 ---- sim/testsuite/sim/fr30/hello.ms | 19 -- sim/testsuite/sim/fr30/int.cgs | 35 --- sim/testsuite/sim/fr30/inte.cgs | 36 --- sim/testsuite/sim/fr30/jmp.cgs | 29 -- sim/testsuite/sim/fr30/ld.cgs | 219 --------------- sim/testsuite/sim/fr30/ldi20.cgs | 37 --- sim/testsuite/sim/fr30/ldi32.cgs | 37 --- sim/testsuite/sim/fr30/ldi8.cgs | 37 --- sim/testsuite/sim/fr30/ldm0.cgs | 60 ---- sim/testsuite/sim/fr30/ldm1.cgs | 59 ---- sim/testsuite/sim/fr30/ldres.cgs | 25 -- sim/testsuite/sim/fr30/ldub.cgs | 115 -------- sim/testsuite/sim/fr30/lduh.cgs | 115 -------- sim/testsuite/sim/fr30/leave.cgs | 23 -- sim/testsuite/sim/fr30/lsl.cgs | 65 ----- sim/testsuite/sim/fr30/lsl2.cgs | 36 --- sim/testsuite/sim/fr30/lsr.cgs | 65 ----- sim/testsuite/sim/fr30/lsr2.cgs | 36 --- sim/testsuite/sim/fr30/misc.exp | 20 -- sim/testsuite/sim/fr30/mov.cgs | 108 -------- sim/testsuite/sim/fr30/mul.cgs | 240 ---------------- sim/testsuite/sim/fr30/mulh.cgs | 211 -------------- sim/testsuite/sim/fr30/mulu.cgs | 101 ------- sim/testsuite/sim/fr30/muluh.cgs | 90 ------ sim/testsuite/sim/fr30/nop.cgs | 16 -- sim/testsuite/sim/fr30/or.cgs | 55 ---- sim/testsuite/sim/fr30/orb.cgs | 33 --- sim/testsuite/sim/fr30/orccr.cgs | 38 --- sim/testsuite/sim/fr30/orh.cgs | 33 --- sim/testsuite/sim/fr30/ret.cgs | 75 ----- sim/testsuite/sim/fr30/reti.cgs | 57 ---- sim/testsuite/sim/fr30/st.cgs | 194 ------------- sim/testsuite/sim/fr30/stb.cgs | 84 ------ sim/testsuite/sim/fr30/sth.cgs | 84 ------ sim/testsuite/sim/fr30/stilm.cgs | 41 --- sim/testsuite/sim/fr30/stm0.cgs | 101 ------- sim/testsuite/sim/fr30/stm1.cgs | 97 ------- sim/testsuite/sim/fr30/stres.cgs | 25 -- sim/testsuite/sim/fr30/sub.cgs | 36 --- sim/testsuite/sim/fr30/subc.cgs | 62 ----- sim/testsuite/sim/fr30/subn.cgs | 36 --- sim/testsuite/sim/fr30/testutils.inc | 306 --------------------- sim/testsuite/sim/fr30/xchb.cgs | 20 -- sim/testsuite/sim/h8300/ChangeLog | 10 + sim/testsuite/sim/h8300/allinsn.exp | 72 +---- sim/testsuite/sim/h8300/rotl.s | 2 +- sim/testsuite/sim/h8300/rotr.s | 2 +- sim/testsuite/sim/h8300/rotxl.s | 2 +- sim/testsuite/sim/h8300/rotxr.s | 2 +- sim/testsuite/sim/h8300/shal.s | 2 +- sim/testsuite/sim/h8300/shar.s | 2 +- sim/testsuite/sim/h8300/shll.s | 2 +- sim/testsuite/sim/h8300/shlr.s | 2 +- sim/testsuite/sim/h8300/tas.s | 2 +- 267 files changed, 2230 insertions(+), 7758 deletions(-) create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-32.d create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-64.d create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns.s create mode 100644 ld/emulparams/elf32briscv.sh create mode 100644 ld/emulparams/elf32briscv_ilp32.sh create mode 100644 ld/emulparams/elf32briscv_ilp32f.sh create mode 100644 ld/emulparams/elf64briscv.sh create mode 100644 ld/emulparams/elf64briscv_lp64.sh create mode 100644 ld/emulparams/elf64briscv_lp64f.sh create mode 100644 ld/testsuite/ld-ctf/enum-forward.c create mode 100644 ld/testsuite/ld-ctf/enum-forward.d create mode 100644 libctf/testsuite/libctf-lookup/enum-symbol-ctf.c create mode 100644 libctf/testsuite/libctf-lookup/enum-symbol.c create mode 100644 libctf/testsuite/libctf-lookup/enum-symbol.lk create mode 100644 libctf/testsuite/libctf-lookup/struct-iteration-ctf.c create mode 100644 libctf/testsuite/libctf-lookup/struct-iteration.c create mode 100644 libctf/testsuite/libctf-lookup/struct-iteration.lk create mode 100644 libctf/testsuite/libctf-lookup/struct-lookup.c create mode 100644 libctf/testsuite/libctf-lookup/struct-lookup.lk create mode 100644 libctf/testsuite/libctf-regression/pptrtab-a.c create mode 100644 libctf/testsuite/libctf-regression/pptrtab-b.c create mode 100644 libctf/testsuite/libctf-regression/pptrtab.c create mode 100644 libctf/testsuite/libctf-regression/pptrtab.lk copy libctf/testsuite/{libctf-lookup/lookup.exp => libctf-regression/regression.ex [...] create mode 100644 libctf/testsuite/libctf-writable/pptrtab.c create mode 100644 libctf/testsuite/libctf-writable/pptrtab.lk copy libctf/testsuite/{libctf-lookup/lookup.exp => libctf-writable/writable.exp} (92%) delete mode 100644 sim/testsuite/common/Make-common.in delete mode 100644 sim/testsuite/sim/fr30/ChangeLog delete mode 100644 sim/testsuite/sim/fr30/add.cgs delete mode 100644 sim/testsuite/sim/fr30/add.ms delete mode 100644 sim/testsuite/sim/fr30/add2.cgs delete mode 100644 sim/testsuite/sim/fr30/addc.cgs delete mode 100644 sim/testsuite/sim/fr30/addn.cgs delete mode 100644 sim/testsuite/sim/fr30/addn2.cgs delete mode 100644 sim/testsuite/sim/fr30/addsp.cgs delete mode 100644 sim/testsuite/sim/fr30/allinsn.exp delete mode 100644 sim/testsuite/sim/fr30/and.cgs delete mode 100644 sim/testsuite/sim/fr30/andb.cgs delete mode 100644 sim/testsuite/sim/fr30/andccr.cgs delete mode 100644 sim/testsuite/sim/fr30/andh.cgs delete mode 100644 sim/testsuite/sim/fr30/asr.cgs delete mode 100644 sim/testsuite/sim/fr30/asr2.cgs delete mode 100644 sim/testsuite/sim/fr30/bandh.cgs delete mode 100644 sim/testsuite/sim/fr30/bandl.cgs delete mode 100644 sim/testsuite/sim/fr30/bc.cgs delete mode 100644 sim/testsuite/sim/fr30/beorh.cgs delete mode 100644 sim/testsuite/sim/fr30/beorl.cgs delete mode 100644 sim/testsuite/sim/fr30/beq.cgs delete mode 100644 sim/testsuite/sim/fr30/bge.cgs delete mode 100644 sim/testsuite/sim/fr30/bgt.cgs delete mode 100644 sim/testsuite/sim/fr30/bhi.cgs delete mode 100644 sim/testsuite/sim/fr30/ble.cgs delete mode 100644 sim/testsuite/sim/fr30/bls.cgs delete mode 100644 sim/testsuite/sim/fr30/blt.cgs delete mode 100644 sim/testsuite/sim/fr30/bn.cgs delete mode 100644 sim/testsuite/sim/fr30/bnc.cgs delete mode 100644 sim/testsuite/sim/fr30/bne.cgs delete mode 100644 sim/testsuite/sim/fr30/bno.cgs delete mode 100644 sim/testsuite/sim/fr30/bnv.cgs delete mode 100644 sim/testsuite/sim/fr30/borh.cgs delete mode 100644 sim/testsuite/sim/fr30/borl.cgs delete mode 100644 sim/testsuite/sim/fr30/bp.cgs delete mode 100644 sim/testsuite/sim/fr30/bra.cgs delete mode 100644 sim/testsuite/sim/fr30/btsth.cgs delete mode 100644 sim/testsuite/sim/fr30/btstl.cgs delete mode 100644 sim/testsuite/sim/fr30/bv.cgs delete mode 100644 sim/testsuite/sim/fr30/call.cgs delete mode 100644 sim/testsuite/sim/fr30/cmp.cgs delete mode 100644 sim/testsuite/sim/fr30/cmp2.cgs delete mode 100644 sim/testsuite/sim/fr30/copld.cgs delete mode 100644 sim/testsuite/sim/fr30/copop.cgs delete mode 100644 sim/testsuite/sim/fr30/copst.cgs delete mode 100644 sim/testsuite/sim/fr30/copsv.cgs delete mode 100644 sim/testsuite/sim/fr30/div.ms delete mode 100644 sim/testsuite/sim/fr30/div0s.cgs delete mode 100644 sim/testsuite/sim/fr30/div0u.cgs delete mode 100644 sim/testsuite/sim/fr30/div1.cgs delete mode 100644 sim/testsuite/sim/fr30/div2.cgs delete mode 100644 sim/testsuite/sim/fr30/div3.cgs delete mode 100644 sim/testsuite/sim/fr30/div4s.cgs delete mode 100644 sim/testsuite/sim/fr30/dmov.cgs delete mode 100644 sim/testsuite/sim/fr30/dmovb.cgs delete mode 100644 sim/testsuite/sim/fr30/dmovh.cgs delete mode 100644 sim/testsuite/sim/fr30/enter.cgs delete mode 100644 sim/testsuite/sim/fr30/eor.cgs delete mode 100644 sim/testsuite/sim/fr30/eorb.cgs delete mode 100644 sim/testsuite/sim/fr30/eorh.cgs delete mode 100644 sim/testsuite/sim/fr30/extsb.cgs delete mode 100644 sim/testsuite/sim/fr30/extsh.cgs delete mode 100644 sim/testsuite/sim/fr30/extub.cgs delete mode 100644 sim/testsuite/sim/fr30/extuh.cgs delete mode 100644 sim/testsuite/sim/fr30/hello.ms delete mode 100644 sim/testsuite/sim/fr30/int.cgs delete mode 100644 sim/testsuite/sim/fr30/inte.cgs delete mode 100644 sim/testsuite/sim/fr30/jmp.cgs delete mode 100644 sim/testsuite/sim/fr30/ld.cgs delete mode 100644 sim/testsuite/sim/fr30/ldi20.cgs delete mode 100644 sim/testsuite/sim/fr30/ldi32.cgs delete mode 100644 sim/testsuite/sim/fr30/ldi8.cgs delete mode 100644 sim/testsuite/sim/fr30/ldm0.cgs delete mode 100644 sim/testsuite/sim/fr30/ldm1.cgs delete mode 100644 sim/testsuite/sim/fr30/ldres.cgs delete mode 100644 sim/testsuite/sim/fr30/ldub.cgs delete mode 100644 sim/testsuite/sim/fr30/lduh.cgs delete mode 100644 sim/testsuite/sim/fr30/leave.cgs delete mode 100644 sim/testsuite/sim/fr30/lsl.cgs delete mode 100644 sim/testsuite/sim/fr30/lsl2.cgs delete mode 100644 sim/testsuite/sim/fr30/lsr.cgs delete mode 100644 sim/testsuite/sim/fr30/lsr2.cgs delete mode 100644 sim/testsuite/sim/fr30/misc.exp delete mode 100644 sim/testsuite/sim/fr30/mov.cgs delete mode 100644 sim/testsuite/sim/fr30/mul.cgs delete mode 100644 sim/testsuite/sim/fr30/mulh.cgs delete mode 100644 sim/testsuite/sim/fr30/mulu.cgs delete mode 100644 sim/testsuite/sim/fr30/muluh.cgs delete mode 100644 sim/testsuite/sim/fr30/nop.cgs delete mode 100644 sim/testsuite/sim/fr30/or.cgs delete mode 100644 sim/testsuite/sim/fr30/orb.cgs delete mode 100644 sim/testsuite/sim/fr30/orccr.cgs delete mode 100644 sim/testsuite/sim/fr30/orh.cgs delete mode 100644 sim/testsuite/sim/fr30/ret.cgs delete mode 100644 sim/testsuite/sim/fr30/reti.cgs delete mode 100644 sim/testsuite/sim/fr30/st.cgs delete mode 100644 sim/testsuite/sim/fr30/stb.cgs delete mode 100644 sim/testsuite/sim/fr30/sth.cgs delete mode 100644 sim/testsuite/sim/fr30/stilm.cgs delete mode 100644 sim/testsuite/sim/fr30/stm0.cgs delete mode 100644 sim/testsuite/sim/fr30/stm1.cgs delete mode 100644 sim/testsuite/sim/fr30/stres.cgs delete mode 100644 sim/testsuite/sim/fr30/sub.cgs delete mode 100644 sim/testsuite/sim/fr30/subc.cgs delete mode 100644 sim/testsuite/sim/fr30/subn.cgs delete mode 100644 sim/testsuite/sim/fr30/testutils.inc delete mode 100644 sim/testsuite/sim/fr30/xchb.cgs -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_binutils updated (c6db0fcba -> 836137277)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_binutils in repository toolchain/ci/base-artifacts. from c6db0fcba 1: reset: binutils-c59e30ed1727135f8efb79890f2c458f73709757: 1 new 836137277 2: update: binutils-2652cfad8d9d6ab05fe6296802ec499682a00749: 1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 132 +- 02-prepare_abe/console.log | 424 +- 03-build_abe-binutils/console.log | 14229 ++++++++++---------- 04-build_abe-check_binutils/console.log | 5149 ++++---- 05-check_regression/console.log | 398 +- 05-check_regression/results.regressions | 47 +- 05-check_regression/trigger-bisect | 3 - 06-update_baseline/console.log | 407 +- 06-update_baseline/results.regressions | 4 +- console.log | 20741 +++++++++++++++--------------- jenkins/manifest.sh | 10 +- reset-baseline | 0 results | 46 - sumfiles/binutils.log.xz | Bin 37236 -> 37276 bytes sumfiles/binutils.sum | 2 +- sumfiles/gas.log.xz | Bin 71396 -> 71376 bytes sumfiles/gas.sum | 4 +- sumfiles/ld.log.xz | Bin 106604 -> 106616 bytes sumfiles/ld.sum | 6 +- sumfiles/libctf.log.xz | Bin 1440 -> 1524 bytes sumfiles/libctf.sum | 12 +- 21 files changed, 20964 insertions(+), 20650 deletions(-) delete mode 100644 05-check_regression/trigger-bisect delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (f2d3dc43d6b -> b7c47eee95a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/gcc. from f2d3dc43d6b Daily bump. adds e1f0f6eea7d Darwin, libgfortran : Do not use environ directly from the [...] adds d8d1358a4a6 libobjc, Darwin : Fix powerpc encoding regression. adds fe37f4aac17 PR fortran/93685 - ICE in gfc_constructor_append_expr, at f [...] adds 4b00a759827 Daily bump. adds 608ac6041d1 Daily bump. adds 25ded800995 Daily bump. adds 6770d499240 Daily bump. adds 0124a9af406 Daily bump. adds d0b3fd419c4 Daily bump. adds f448af69b20 Fortran: Fix scalarization of constant expressions. [PR94246]. adds 101873f2432 This patch fixes PR96320. See the explanatory comment in th [...] adds b7be64f9079 Fortran: Delay vtab generation until after parsing [PR92587] adds 2bfcf6011a6 PR fortran/96381 - invalid read in gfc_find_derived_vtab adds 45300bef458 Daily bump. adds f5b4858e5aa Daily bump. adds 9c7a3bf73df Fix PR testsuite/90806 on the 9 branch adds b82d7465fb3 [Fortran] Fix name conflict check for use-assoc (PR 92736) new b7c47eee95a Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 6 ++ gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 50 ++++++++++++++ gcc/fortran/class.c | 4 +- gcc/fortran/data.c | 7 +- gcc/fortran/expr.c | 12 ++-- gcc/fortran/interface.c | 19 +++++- gcc/fortran/match.c | 3 - gcc/fortran/module.c | 26 ++++---- gcc/fortran/resolve.c | 3 + gcc/fortran/trans-expr.c | 12 ++-- gcc/testsuite/ChangeLog | 34 ++++++++++ gcc/testsuite/gfortran.dg/bessel_5_redux.f90 | 85 ++++++++++++++++++++++++ gcc/testsuite/gfortran.dg/finalize_37.f90 | 80 ++++++++++++++++++++++ gcc/testsuite/gfortran.dg/module_procedure_4.f90 | 63 ++++++++++++++++++ gcc/testsuite/gfortran.dg/pr93685_1.f90 | 20 ++++++ gcc/testsuite/gfortran.dg/pr93685_2.f90 | 18 +++++ gcc/testsuite/gfortran.dg/use_rename_10.f90 | 28 ++++++++ gcc/testsuite/gfortran.dg/use_rename_11.f90 | 79 ++++++++++++++++++++++ gcc/wide-int.h | 3 +- libgfortran/ChangeLog | 8 +++ libgfortran/intrinsics/execute_command_line.c | 5 ++ libobjc/ChangeLog | 8 +++ libobjc/encoding.c | 3 +- 24 files changed, 540 insertions(+), 38 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/bessel_5_redux.f90 create mode 100644 gcc/testsuite/gfortran.dg/finalize_37.f90 create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93685_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93685_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/use_rename_10.f90 create mode 100644 gcc/testsuite/gfortran.dg/use_rename_11.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (7404852d8 -> 44039b52b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards 7404852d8 0: update: binutils-gcc-glibc-llvm: 1 new 44039b52b 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7404852d8) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 162 +- 02-prepare_abe/console.log | 241 +- 03-build_abe-binutils/console.log | 11342 +- 04-build_abe-stage1/console.log | 18216 ++-- 05-build_abe-linux/console.log | 1146 +- 06-build_abe-glibc/console.log | 38111 ++++--- 07-build_abe-stage2/console.log | 41208 ++++---- 08-build_llvm-true/console.log | 12746 +-- 10-benchmark--O2_LTO_marm/benchmark-start.log | 2 +- 10-benchmark--O2_LTO_marm/benchmark.log | 17 +- 10-benchmark--O2_LTO_marm/console.log | 173 +- 11-check_regression/console.log | 764 +- 11-check_regression/results-0.csv | 114 +- 11-check_regression/results-1.csv | 113 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-full.csv | 123 +- 11-check_regression/results.csv | 48 +- 11-check_regression/results.log | 2582 +- 12-update_baseline/console.log | 776 +- 12-update_baseline/results-0.csv | 114 +- 12-update_baseline/results-1.csv | 113 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-full.csv | 123 +- 12-update_baseline/results.csv | 48 +- 12-update_baseline/results.log | 2588 +- console.log | 124895 +++++++++++------------ jenkins/manifest.sh | 12 +- results_id | 2 +- 28 files changed, 126267 insertions(+), 129588 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 6 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021