Tcwg-commits February 2021

tcwg-commits@lists.linaro.org

5 participants
4395 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (bd3249ba -> 2a36b284)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards bd3249ba 0: update: binutils-gcc-linux-qemu: boot new 2a36b284 0: update: binutils-gcc-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (bd3249ba) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 226 +- 02-prepare_abe/console.log | 418 +- 03-build_abe-binutils/console.log | 11660 ++++----- 04-build_abe-stage1/console.log | 19356 +++++++-------- 05-build_linux/console.log | 832 +- 06-build_abe-qemu/console.log | 6562 ++--- 07-boot_linux/console.log | 494 +- 08-check_regression/console.log | 18 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 18 +- 09-update_baseline/results.regressions | 2 +- console.log | 39584 +++++++++++++++--------------- jenkins/manifest.sh | 22 +- 13 files changed, 39623 insertions(+), 39571 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tx1/llvm-release-aarch64-spec2k6-Oz updated (665ef7c2 -> a00eb913)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tx1/llvm-release-aarch64-spec2k6-Oz in repository toolchain/ci/base-artifacts. from 665ef7c2 5: reset: llvm-80581966771a6d705daddbbf640a91c94652ceb5: 1 new a00eb913 6: update: llvm-1fdec59bffc11ae37eb51a1b9869f0696bfd5312: 1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 140 +- 02-prepare_abe/console.log | 156 +- 03-build_abe-binutils/console.log | 8912 +-- 04-build_abe-stage1/console.log | 11238 ++-- 06-build_abe-linux/console.log | 1994 +- 07-build_abe-glibc/console.log | 31592 +++++---- 08-build_abe-stage2/console.log | 30196 ++++----- 09-build_llvm-true/console.log | 12968 ++-- 11-benchmark--Oz/benchmark-start.log | 2 +- 11-benchmark--Oz/benchmark.log | 8 +- 11-benchmark--Oz/console.log | 174 +- 12-check_regression/console.log | 2498 +- 12-check_regression/extra-bisect-params | 2 +- 12-check_regression/results-0.csv | 2469 +- 12-check_regression/results-1.csv | 2535 +- 12-check_regression/results-brief.csv | 38 +- 12-check_regression/results-compare.csv | 13 +- 12-check_regression/results-full.csv | 2556 +- 12-check_regression/results.csv | 159 +- 12-check_regression/results.log | 2556 +- 12-check_regression/results.regressions | 1 - 12-check_regression/trigger-bisect | 4 - 13-update_baseline/console.log | 3714 +- 13-update_baseline/results-1.csv | 2535 +- 13-update_baseline/results-brief.csv | 38 +- 13-update_baseline/results-compare.csv | 11 +- 13-update_baseline/results-full.csv | 2458 +- 13-update_baseline/results.csv | 157 +- 13-update_baseline/results.log | 1952 +- 13-update_baseline/results.regressions | 2 +- console.log | 103624 +++++++++++++++-------------- jenkins/manifest.sh | 10 +- reset-baseline | 0 results | 1 - results_id | 2 +- 35 files changed, 113851 insertions(+), 110864 deletions(-) delete mode 100644 12-check_regression/results.regressions delete mode 100644 12-check_regression/trigger-bisect delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[gcc] branch master updated (0f3a743b688 -> a3b38b77816)

by git＠git.linaro.org

4 years, 3 months

[toolchain/ci/newlib] branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO created (now f20641789)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO in repository toolchain/ci/newlib. at f20641789 Cygwin: pty: Reduce unecessary input transfer. This branch includes the following new commits: new 883abd9d7 Cygwin: fchmodat: add limited support for AT_SYMLINK_NOFOLLOW new 0b64cc681 Cygwin: console: Make read() thread-safe. new f186f61d6 Cygwin: pty: Make slave read() thread-safe. new 6ab2d284e Cygwin: console: Align the behaviour against signal with pty. new 6c1552b0d Cygwin: exceptions.cc: Suspend all threads in sig_handle_tty_stop(). new 3d256e22e Cygwin: getdtablesize: always return OPEN_MAX_MAX new b9cbc49b7 Cygwin: sysconf, getrlimit: don't call getdtablesize new 5b8358e6e Cygwin: remove the OPEN_MAX_MAX macro new c09320552 Cygwin: include/cygwin/limits.h: new header new 05e275166 Cygwin: recognize native Windows AF_UNIX sockets as reparse points new d4a756f13 fhandler_serial.cc: MARK and SPACE parity for serial port new 6aa0ab1c5 RISC-V: Use __bss_start for the starting point of .bss. new 55a6e49a0 Removed Soft float from MIPS new d8ee63450 FTW Port for Newlib new 3192da8f8 Cygwin: drop ftw.h in favor of new newlib ftw.h new 89b383321 Revert "Cygwin: fstat_helper: always use handle in call to ge [...] new c875ed374 Cygwin: don't copy path_conv in fhandler_base::reset new 5f0913df1 Cygwin: drop path_conv::reset_conv_handle new d0e0a59e7 Cygwin: check path_conv_handle for NULL before trying to dup it new 5fea2f87d Cygwin: fhandler: clean up 'copyto' logic new 62ee6581a Cygwin: Have tmpfile(3) use O_TMPFILE new 67043f48d Cygwin: only export tmpfile64 on 32 bit new f20641789 Cygwin: pty: Reduce unecessary input transfer. The 23 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO created (now 0f3a743b688)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO in repository toolchain/ci/gcc. at 0f3a743b688 i386: Add combiner splitter to optimize V2SImode memory rot [...] This branch includes the following new commits: new 0f3a743b688 i386: Add combiner splitter to optimize V2SImode memory rot [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO updated (5fae2a2c66 -> 9ee455572d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO in repository toolchain/ci/binutils-gdb. from 5fae2a2c66 [gdb/breakpoint] Handle .plt.sec in in_plt_section adds 5a10699ff3 Updated translations for some subdirectories adds 8ca9c7eb67 bfin: Skip non SEC_ALLOC section for R_BFIN_FUNCDESC adds 58eadc4b69 Fix building gdb with gcc-4.x adds c14dee84dd Update my email address (long overdue!) adds 17e8913732 Add myself to gdb/MAINTAINERS adds 5aa06b1b14 Automatic date update in version.in adds 5fda40b28f gas: make [248]byte directives available everywhere adds 3624a6c15c PR26539, memory leak in inflate.c adds 37a9c3a53e sim: testsuite: allow tests to declare expected exit status adds 7cf91a2481 sim: m32r: clean up redundant test coverage adds 89bfc2a429 sim: frv: clean up redundant test coverage adds 137d6efd8a sim: mips: delete empty stub test dir adds 29fd199ed8 sim: d10v: relocate tests & clean up test harness adds bb3eddb5bd sim: testsuite: delete configure script adds dcd709e056 RISC-V: Comments tidy and improvement. adds b800637e76 RISC-V: Error and warning messages tidy. adds 1942a04836 RISC-V: Indent and GNU coding standards tidy, also aligned t [...] adds 4bb5732e27 RISC-V: Fixed the indent that caused by the previous commits [...] adds 10f92414d6 [gdb/testsuite] Fix gdb.fortran/array-slices.exp with -m32 adds 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. adds 0e7620dcdc sim: bfin: delete accidental ADI copyright adds a75a6a4164 [GOLD] powerpc assertion failure adds 30845f113a PowerPC use_local_plt adds 0c4e2c6c88 [gdb/testsuite] Fix gdb.arch/i386-mpx.exp with -m32 adds 1485212328 [gdb/testsuite] Fix gdb.base/step-over-syscall.exp with -m32 adds c98de297b3 libctf, ld: fix data symbol test with newer GCC adds e05a3e5a49 libctf: lookup_by_name: do not return success for nonexisten [...] adds 26503e2f5e libctf, create: fix ctf_type_add of structs with unnamed members adds ccbe4c82d5 Use gdb::array_view for setting value bytes in trad-frame adds c65ca138c4 sim: ppc: update version script usage adds bdec2917b1 Convert some frame functions to use gdb::array_view. adds a9a87d3525 trad-frame cleanups adds 1c3b85ad28 use DISABLE_COPY_AND_ASSIGN in switch_thru_all_uis adds 11321a0505 Automatic date update in version.in adds 8bd10d6b16 PowerPC64 synthetic symbols adds 4bd7c90276 PowerPC: Don't generate unused section symbols adds 037e8112b9 [gdb/server] Don't overwrite fs/gs_base with -m32 adds 6f52fdf404 Fix a few stap parser issues and add a new test for probe ex [...] adds 1402665c8f [gdb/testsuite] Skip gdb.rust/*.exp for target board unix/-m32 adds 7c794afd54 [gdb/testsuite] Fix gdb.python/py-format-string.exp with -m32 adds 6571ffc620 gdb/testsuite: add links for handled control sequences in li [...] adds c3e96aa78f gdb/testsuite: rename _cur_x/_cur_y to _cur_col/_cur_row in [...] adds 3f0781f389 Automatic date update in version.in adds a6c11cbb14 gdb/remote.c: address conflicting enum and method name adds 6bd434d6ca gdb: make some variables static adds 17e593e966 gdb/dwarf: add some logging in dwarf2/read.c adds de53369b2e gdb/dwarf: add assertion in maybe_queue_comp_unit adds f9e9ba90b3 gdb/testsuite: use multi_line in gdb.base/skip.exp adds d4dd4fca16 gdb: change debug_bfd_cache to bool adds c78eec4424 mips XPASS pr26936 adds 498ff0328f PR27218, memory access violation in dwarf2dbg.c adds be07043ea8 PR27221, 058430b4a1 warnings while assembling the Linux kernel adds 7cb6d92a3f gdb: convert arm to new-style debug macros adds 325d39e4e0 Add Python support for hardware breakpoints adds a72d0f3d69 gdb/doc: reorder and group sections relating to aliases adds 730af66356 gdb/testsuite: improve logging in lib/tuiterm.exp adds 439706e6a9 gdb: use interruptible_select when connecting to a remote adds 1e15fcac94 gdb: convert bfd-cache to new-style debug macros adds d3abc0cee0 gdb: remove unused f77_array_offset_tbl from f-valprint.c adds a59902a7c1 gdb: convert auto-load to new-style debug macros adds d5d24e12f9 Fix build errors for armhf adds cd211c75cb Handle additional connection error adds e534c7e8c4 Automatic date update in version.in adds c651f0a614 MAINTAINERS: Update my e-mail address adds cc4bc93e52 gdb/doc: down case contents of @var adds fe461d2f70 gdb/doc: move @menu to the end of the node adds 5b7d941b90 gdb: add owner-related methods to struct type adds 3062502019 gdb: remove TYPE_OBJFILE_OWNED macro adds 344e9841d9 gdb: remove TYPE_OBJFILE macro adds baf2b57f18 gdb: move set remote commands to remote.c adds cda09ec9f9 gdb: move remote_debug to remote.{h,c} adds 02349803fc gdb: change remote_debug to bool adds 2189c31265 gdb: add remote_debug_printf adds d8c4766d31 gdb/doc: don't rely on @menu item within the docs adds e7b430724d gdb: don't print escape characters when a style is disabled adds 9d2d8a16e1 gdb: add new version style adds 0ac85db529 gdb/testsuite: eliminate gdb_suppress_tests mechanism adds 705646c074 Fix expected output of gdb.base/line65535.exp with dwarf-5 adds e753591581 Automatic date update in version.in adds 1af4c9c420 Disable bracketed paste mode in GDB tests adds ef45cb65a7 Use readline's variant of Windows patch adds d3ee35dbf7 Improve gdb_tilde_expand logic. adds dd5ca05f47 gdb: fix regression in copy_type_recursive adds c99d72de18 Automatic date update in version.in adds 9f7f6cb8d2 Remove call to reset from compile_to_object adds 18454c151f DWARF-5: Fix parsing DWARF-5 line number tables adds 3637a558a5 Use std::vector for "registers_used" in compile feature adds b10bae1875 Avoid crash when "compile" expression uses cooked register adds 68fcee4fa7 PR27228, .reloc wrong symbol emitted for undefined local symbol adds 9b351c9bc9 Minor updates to the 'how to make a release' document adds eea133e655 gas: Add a testcase for PR gas/27228 adds 940d0202fd DWARF-5: Ignore empty range in DWARF-5 line number tables adds 123b18bf62 Automatic date update in version.in adds b8df69003d Update linker scripts with the names of new DWARF-5 debug sections. adds 04de9f3e31 gdb/doc: move @menu blocks to the end of their enclosing @node adds 9e42b97628 Add some more DWARF-5 sections adds acd6125f01 Add test case for symbol menu for local enumerators adds 191849105b Specially handle array contexts in Ada expression resolution adds a625a8c9eb Fix fixed-point regression with recent GCC adds f3bdc2dbb9 gdb/docs: add parentheses in Python examples using print adds 9f6c202e57 [gdb/symtab] Handle DW_AT_ranges with DW_FORM_sec_off in par [...] adds 01a01e0ab3 Automatic date update in version.in adds d0021af39c [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 adds 4ca40594f9 [gdb/testsuite] Fix gdb.threads/killed-outside.exp with -m32 adds d56834cbfb arc: Log "pc" value in "arc_skip_prologue" adds e37709f090 Fix thinko in objcopy's memory freeing code. adds ac3571d941 Fix the date for the last entry in gdb/ChangeLog adds d0cc52bdf2 gdb: Add default reggroups for ARC adds 4287950e54 pr27228 testcase adds 9886ff0319 gas byte test adds a45ef9a30b gas testsuite tidy adds 1c9c9b9b55 PR27226, ld.bfd contains huge .rodata section adds c3ffb8f340 Segmentation fault i386-gen adds 4cb1265b3f bfd: add elfcore_write_file_note adds 4ef367bffd Use debug_prefixed_printf_cond in windows-nat.c adds 1f583bc2fc nios2: Don't disable relaxation with --gdwarf-N adds c22788d614 Automatic date update in version.in adds 2eda57ef61 ld: Fix a typo in testsuite/ld-x86-64/bnd-plt-1.d adds 67965ba289 Simplify the code at the end of objcopy's main() function. adds f04ce15e83 ld: depend on libctf adds bb3c2d4d94 Remove extra space after @pxref in gdb.texinfo adds 807f647cac GDB: aarch64: Add ability to displaced step over a BR/BLR in [...] adds 59b59f08f6 Avoid use after free with logging and debug redirect. adds 07b8b9e7c5 Automatic date update in version.in adds 22efa3d307 [gdb/testsuite] Fix ERROR in gdb.dwarf2/dw2-out-of-range-end [...] adds 2f985dd1ac [gdb/testsuite] Fix gdb.ada/out_of_line_in_inlined.exp with [...] adds def97fb945 PR27259, SHF_LINK_ORDER self-link adds 2a7f6487d0 [gdb/breakpoints] Fix longjmp master breakpoint with separat [...] adds 24cf63899b gdb: update comment for execute_command_to_string adds 47918cca26 gdb/testsuite: unset XDG_CONFIG_HOME adds 0318cca493 gold: Skip address size and segment selector for DWARF5 adds a7ad3cb1ff Fix binutils tools so that they can cope with the special /d [...] adds 53e556e5b4 ld: Add a test for PR ld/27259 adds cc3edc5274 Improve windres's handling of pathnames containing special c [...] adds 6ac373717c gdb: rename type::{arch,objfile} -> type::{arch_owner,objfil [...] adds 8ee511afd8 gdb: rename get_type_arch to type::arch adds c47b145e1a [gdb/testsuite] Fix g0 search in gdb.arch/i386-sse-stack-align.exp adds cdeba395cf [gdb/testsuite] Fix gdb.arch/i386-gnu-cfi.exp adds f237f998d1 gdb/tui: remove special handling of locator/status window adds 0f93c3a25b gdb: remove unneeded switch_to_thread from thr_try_catch_cmd adds 986dbd541a Automatic date update in version.in adds c4566785ac PR27271, c6x-uclinux-ld segfaults linking ld-uClibc-1.0.37.so adds 620ec3caae [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 a [...] adds ebde6f2ddc [gdb/breakpoint] Fix stepping past non-stmt line-table entries adds 6efcd6f329 Automatic date update in version.in adds 008a02e36d sim: readd myself as a maintainer adds 481fac96bd sim: common: sort nltvals.def adds f4dd74915b sim: hw: replace fgets with getline adds 88f68ee277 sim: m68hc11: stop making hardware conditional adds 18d4b488f4 sim: profile: fix bucketing with 64-bit targets adds d4e3adda12 sim: watchpoints: change sizeof_pc to sizeof(sim_cia) adds ee64caae5b sim: m68hc11: include stdlib.h for prototypes adds fb8d4e59af sim: m68hc11: tweak printf-style funcs adds b9e016f517 sim: m68hc11: localize a few functions adds 683b8d961e sim: m68hc11: fix printf size warnings adds ca51543cf5 Automatic date update in version.in adds 9a7ba4aa0e sim: common: change gennltvals helper to Python adds 3c811346e9 sim: moxie: cleanup build warnings adds 44b30b7f0e sim: v850: fix handling of SYS_times adds 5f05936d9b sim: v850: cleanup build warnings adds 5bc4f5ca15 sim: cgen-accfp: Fix pointer sign warnings adds ba2f0de216 sim: bpf/or1k: fix CGEN_TRACE_EXTRACT name adds bccec180ce sim: bpf: fix mainloop extract call adds 6451541244 sim: cgen-trace: tweak printf call adds 4ebf566ea5 Automatic date update in version.in adds 7bba67ec7c PR27283 gas for alpha fails to build with gcc 11 adds 49daa38f31 Re: ld: Add a test for PR ld/27259 adds a5f92c6756 ldgram.y low_level_library_NAME_list adds 82a1fd3a49 gdb: unify parts of the Linux and FreeBSD core dumping code adds 40726f16a8 ld script expression parsing adds fb6c220ebd ld --defsym adds 72a51a0603 Small updates to the 'how to make a release' document follow [...] adds 34c10233cd Wrong operand for SADDR (rl78) adds c39c86378f [gdb/testsuite] Fix gdb.dwarf2/fission-reread.exp with .gdb_index adds 1f568f9a0d Add Genode target support adds 82e3e87da4 Automatic date update in version.in adds 2bd3e4b8d2 [gdb/symtab] Fix assert in write_one_signatured_type adds 9918bff7cf PR27311, ld.bfd (symbol from plugin): undefined reference adds 5424d7ed94 readelf: Add 'R' and 'D' to "Key to Flags:" adds a0c1eeba9b gdb/dwarf: change read_loclist_index complaints into errors adds 5e4d9bbc4b gdb/dwarf: fix bound check in read_rnglist_index adds 05787bad36 gdb/dwarf: add missing bound check to read_loclist_index adds 0c800c6ebc gdb/dwarf: remove unnecessary check in read_{rng,loc}list_index adds b1829e1bf2 gdb/dwarf: few fixes for handling DW_FORM_{rng,loc}listx adds a1c4010369 gdb/dwarf: read correct rnglist/loclist header in read_{rng, [...] adds 962effa790 gdb/testsuite: add .debug_rnglists tests adds 6b0933da34 gdb/testsuite: DWARF assembler: add context parameters to _location adds ecfda20dcc gdb/testsuite: add .debug_loclists tests adds 2b0c7f41d1 gdb/dwarf: split dwarf2_cu::ranges_base in two adds e57933dc9c gdb/dwarf: make read_{loc,rng}list_index return sect_offset adds 9307efbe9e gdb/testsuite: add test for .debug_{rng,loc}lists section wi [...] adds e0bd9202fb gdb/testsuite: use proc_with_prefix in gdb.base/scope.exp adds 2e3773ff54 Inferior without argument prints detail of current inferior. adds 0e33957abf Automatic date update in version.in adds 2ab76a181f Fix attaching in non-stop mode (PR gdb/27055) adds 621cc31071 Fix "target extended-remote" + "maint set target-non-stop" + [...] adds 92234eb192 Testcase for attaching in non-stop mode adds b0083dd72f Fix a couple vStopped pending ack bugs adds 7e9cf1fe36 gdbserver: spurious SIGTRAP w/ detach while step-over in progress adds d758e62c0e Factor out after-stop event handling code from stop_all_threads adds 9147506842 prepare_for_detach: don't release scoped_restore at the end adds 8ff531399b prepare_for_detach and ongoing displaced stepping adds e87f0fe823 detach and breakpoint removal adds ac7d717c1e detach with in-line step over in progress adds 408f66864a detach in all-stop with threads running adds a71501e25f Testcase for detaching while stepping over breakpoint adds 6955136728 PR27311 again, ld.bfd (symbol from plugin): undefined reference adds 95b91a043a pr27270 and pr27284, ar segfaults and wrong file mode adds f01fb44c06 Re: PR27311, ld.bfd (symbol from plugin): undefined reference adds 61ecbbae8e IBM Z: Add missing vector formats to .insn docs adds 72d383bb08 gdb: infrun: move stop_soon variable to inner scoped in hand [...] adds e3714e037b Automatic date update in version.in adds 7d409ac001 PR27311, (symbol from plugin): undefined reference, hidden sym adds 24075dcc85 RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions. adds 37707bd822 ld: Restore PR ld/15146 tests adds 1a2f1b54a5 x86-64: Provide more info when failed to convert GOTPCREL adds 35a01a0454 libctf, ld: fix symtypetab and var section population under ld -r adds 78f28b89e8 libctf: rip out dead code handling typedefs with no name adds caa170493e libctf: prohibit nameless ints, floats, typedefs and forwards adds 5dacd11ddc libctf: fix uninitialized variable in symbol serialization e [...] adds ee87f50b8d libctf: always name nameless types "", never NULL adds 6b36ddeb1e gdb: make async event handlers clear themselves adds baa8575b29 gdb: make remote target clear its handler in remote_target::wait adds 85d3ad8e0b gdb: make record-btrace clear event handler in wait adds fdbc5215e7 gdb: make record-full clear async handler in wait adds 3eccb1c8bf gdb: Use correct feature in tdesc-regs for ARC adds 6ff267e186 gdb: make target_is_non_stop_p return bool adds a9ab6e2ea0 Automatic date update in version.in adds b9249c461c sim: riscv: new port adds 04b4939b03 gdb: riscv: enable sim integration adds c180f095f3 PR27345, binutils/arsup.c: lstat() not available on all targets adds cb4ff67af3 RISC-V: PR27348, Remove obsolete Xcustom support. adds 5f40035fb8 RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM. adds 554c30abef ld testsuite on x86_64 with --enable-shared adds 887854bae4 Fix typos in comments added in PR 27252 fix adds fc9a13fbdd [gdb/symtab] Fix indentation in create_cus_from_debug_names_list adds d3b54e63f4 [gdb/symtab] Fix duplicate CUs in create_cus_from_debug_names_list adds ae71049661 [gdb/exp] Fix assert when adding ptr to imaginary unit adds a22ec6e8a4 [gdb/testsuite] Add KFAILs for PR symtab/24549 adds e37d88e5e5 Remove Richard Henderson as the Alpha maintainer adds 1b30f42106 Extract symbol-writing function from parsers adds bdfea17ea9 Return unique_ptr from language_defn::get_compile_context adds 0e857c8288 [gdb/breakpoints] Fix segfault for catch syscall -1 adds e77b0004dd [gdb/symtab] Handle DW_TAG_type_unit in process_psymtab_comp_unit adds 7c6944ab9b [gdb/breakpoints] Handle glibc with debuginfo in create_exce [...] adds 0110ec824e gdb: symmisc.c: remove std_{in,out,err} adds 9c9d63b15a gnulib: update to 776af40e0 adds 51a2525281 PR27349, ar breaks symlinks adds 2c6f2aa664 Automatic date update in version.in adds aa09469fc6 sim: drop use of bfd/configure.host adds 7a36eeea26 sim: common: switch AC_CONFIG_HEADERS adds 8e25beb4af sim: igen: drop libiberty linkage adds cd89c53f6d sim: add ChangeLog entries for last commits adds 4c0d76b9c4 sim: watchpoints: use common sim_pc_get adds 7a9bd3b4e2 sim: erc32/m32c/rl78: add sim_memory_map stub for gdb adds c0e5674584 [gdb/testsuite] Fix gdb.tui/tui-layout-asm.exp with -m32 adds cca043e071 Automatic date update in version.in adds de8d420310 asan: unwind-ia64.c: stack buffer overflow adds 83962f8340 Also compare frame_id_is_next in frapy_richcompare adds 5fc2d6aa06 Refresh regs window in display_registers_from adds 3537bc23d9 Don't fill regs window with a negative number of spaces adds 4cf28e918a Don't draw register sub windows outside the visible area adds 38a143aa8c ld: Remove x86 ISA level run-time tests adds d6f2700b48 Automatic date update in version.in adds 5fb9763991 gdb/testsuite: fix implementation of delete line in tuiterm.exp adds cd074e0415 gdb/tui: fix issue with handling the return character adds 0309f9549d sim/rx: define sim_memory_map adds 93a01471f3 sim/rx: fix an issue where we try to modify a const string adds 1c3e93a41f sim/rx: fill in missing 'void' for empty argument lists adds 73d4725f21 sim/rx: mark some functions as static adds 4b42639636 sim/rx: delete an unused function adds b9fe995797 sim/rx: provide a format string for printf adds 783a7b12d3 sim/rx: move some variable declarations to the start of the block adds ae41b4ce9f sim/rx: use PRIx64 in printf format string adds fab2b376e3 sim/rx: add some missing includes adds da9ecd6085 sim/rx: avoid pointer arithmetic on void * pointers adds 6bf99988c6 sim/rx: enable build with warnings adds 2708dbbd58 gdb/python: reformat an error string adds a53a265752 gdb/tui: restore delete of window objects adds 1cf2399651 gdb/tui: don't add windows to global list from tui_layout:wi [...] adds e0c23e11da gdb/python: don't allow the user to delete window title attributes adds 29db1eb339 gdb: return true in TuiWindow.is_valid only if TUI is enabled adds 9b3e4b5d74 gdb: Do not interrupt atomic sequences for ARC adds 4001d90dde [gdb/testsuite] Use DW_FORM_ref_addr in gdb.dwarf2/enqueued- [...] adds 80b652efa2 Fix an illegal memory access when parsing a corrupt assembler file. adds 3d4aae4860 Build gdb.base/gnu-ifunc.exp with lazy binding adds bfd428bc12 opcodes: tic54x: namespace exported variables adds 32d5141c70 Automatic date update in version.in adds 52563b0f1c Add a test for PR 27355 - where corrupt assembler .file dire [...] adds 4a68fcd7f7 Prevent a bad .Psize expression from triggering a memory acc [...] adds a57d17732e Remove arm-symbianelf adds 9b87f84a35 [binutils] Handle DW_UT_skeleton/split_compile in process_de [...] adds 284beb431f Add a sanity check of files include by .incbin. adds 5f128a25f2 [binutils] Handle DW_FORM_ref_sig8 in get_type_abbrev_from_form adds a4f0544b1b Avoid crash in resolve_dynamic_struct adds f73e424f7b Avoid crash from coerce_unspec_val_to_type adds b61f78118a [testsuite] Don't use 'testfile' before 'standard_testfile'. adds 03642b7189 gdb: revert "gdb: unify parts of the Linux and FreeBSD core [...] adds cf2b207529 [gdb/symtab] Fix element type modification in read_array_type adds 238ebeb127 Automatic date update in version.in adds 9bb305b389 Fix typo in stap_parse_argument_conditionally adds 01e8b831f5 Remove debugging code accidentally included with the fix for [...] adds ee4c3d8801 [gdb/testsuite] Fix tcl ERROR in gdb_load_no_complaints adds 52ff20fe7b [binutils] Handle presence of both .debug_ranges and .debug_ [...] adds ebbc3a7d56 gdb: Delete SYMBOL_OBJ_SECTION and MSYMBOL_OBJ_SECTION adds a52d653e91 gdb: delete SYMBOL_SECTION and MSYMBOL_SECTION macros adds 830c5a1ffb intl: Allow building both with old bison and bison >= 3 [PR92008] adds adda0248ed intl: Unbreak intl build with bison 3 when no regeneration i [...] adds 53d4244ec0 intl: always picify adds aee224d643 intl: turn LIBINTL into -L / -l form adds 9514861402 bfd, opcodes, libctf: support --with-included-gettext adds cbd8f5bbcc libctf: require a Tcl capable of try/catch to run tests adds 758f590744 libctf: add missing header in BFD ELF check adds e92c8eb86d gdb/fortran: add parser support for lbound and ubound adds d9d9d8ef8c [binutils] Handle absolute DW_AT_dwo_name adds 933feaf37e Re: Remove arm-symbianelf adds 18b8df43bd gdb: Remove arm-symbianelf support adds 25ad1e83c8 gdb/testsuite: use "set sysroot" in gdb.multi/multi-target.exp.tcl adds 10ed138aa3 Automatic date update in version.in adds 160fe19337 gdb: adjust comment in gdb.multi/multi-target.exp.tcl adds 6db658c517 PR27291, integer overflow in bfd_get_section_contents adds 1cfcf3004e PR27290, PR27293, PR27295, various avr objdump fixes adds 31c711a2b3 PR27294, avr OOM adds 1db66e348a gdb: add obj_section function to bound_minimal_symbol adds f4be677293 gdb/testsuite: split 'maint info sections' tests to a new file adds 4790db1496 gdb: 'maint info sections' - handle the no executable case adds bf3386f0c1 gdb: change 'maint info section' to use command options adds a1670b7263 gdb/testsuite: remove old comment adds 769c253f45 Revert "ia64: Check UNDEFWEAK_NO_DYNAMIC_RELOC" adds 234b98ced2 Remove ia64 from obsolete list adds b260f8d60c Fix two Fortran regressions adds 05f68f52ef [gdb/symtab] Handle DW_FORM_strx in form_requires_reprocessing adds a5a310d616 Automatic date update in version.in adds d60f79984a [binutils] Print DWO ID adds 95abb3944c [binutils] Fix printing of .debug_str_offsets adds 528a4f87c6 [binutils] Fix typo in comment in dwarf.h adds 3c1d41015b gas testsuite: adjust recently added tests for hppa adds 8f054a7a5a binutils test pr25662: don't use single character labels adds 17e04eff81 binutils testsuite: replace unresolved with unsupported adds 96df3e28b8 gdb/fortran: support ALLOCATED builtin adds c46b706620 Change the readelf and objdump programs so that they will au [...] adds c054dcd552 Minor constification in gdbreplay adds 089436f787 [gdb/threads] Fix lin_thread_get_thread_signals for glibc 2.28 adds 77fba254d9 Add stdio support to gdbreplay adds ceda7cf7f7 Automatic date update in version.in adds adeab0c5b3 config/debuginfod: do not include pkg.m4 directly adds 652f80e07b sim: common: delete unused aclocal.m4 new 136da8cd9c sim: switch to AC_CONFIG_MACRO_DIRS new 9ee455572d sim: rx: mitigate fread warning The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 10 + Makefile.def | 1 + Makefile.in | 1 + bfd/ChangeLog | 208 + bfd/compress.c | 3 +- bfd/config.bfd | 13 +- bfd/configure | 13 +- bfd/configure.ac | 13 +- bfd/dwarf2.c | 5 +- bfd/elf-bfd.h | 3 +- bfd/elf-linker-x86.h | 3 + bfd/elf.c | 8 + bfd/elf32-arm.c | 1091 +- bfd/elf32-avr.c | 16 +- bfd/elf32-bfin.c | 235 +- bfd/elf32-ft32.c | 3 +- bfd/elf32-i386.c | 36 + bfd/elf32-ppc.c | 55 +- bfd/elf32-rl78.c | 2 +- bfd/elf64-ppc.c | 83 +- bfd/elf64-x86-64.c | 46 +- bfd/elflink.c | 36 +- bfd/elfnn-ia64.c | 20 +- bfd/elfnn-riscv.c | 319 +- bfd/elfxx-riscv.c | 56 +- bfd/elfxx-riscv.h | 4 +- bfd/elfxx-x86.c | 50 +- bfd/elfxx-x86.h | 4 + bfd/section.c | 6 +- bfd/targets.c | 4 - bfd/version.h | 2 +- binutils/ChangeLog | 203 + binutils/MAINTAINERS | 9 +- binutils/NEWS | 7 + binutils/README-how-to-make-a-release | 64 +- binutils/aclocal.m4 | 1 + binutils/ar.c | 13 +- binutils/arsup.c | 46 +- binutils/bucomm.c | 15 + binutils/config.in | 3 + binutils/configure | 29 +- binutils/configure.ac | 14 + binutils/doc/binutils.texi | 16 +- binutils/doc/debug.options.texi | 11 + binutils/dwarf.c | 63 +- binutils/dwarf.h | 2 +- binutils/elfedit.c | 14 + binutils/objcopy.c | 36 +- binutils/objdump.c | 66 +- binutils/od-elf32_avr.c | 66 +- binutils/po/sv.po | 3804 ++--- binutils/readelf.c | 35 +- binutils/rename.c | 17 +- binutils/testsuite/binutils-all/ar.exp | 22 +- binutils/testsuite/binutils-all/compress.exp | 6 +- binutils/testsuite/binutils-all/objcopy.exp | 22 +- binutils/testsuite/binutils-all/objdump.exp | 4 +- binutils/testsuite/binutils-all/pr25662.s | 4 +- binutils/testsuite/binutils-all/readelf.exp | 40 +- binutils/testsuite/binutils-all/retain1a.d | 2 + binutils/testsuite/lib/binutils-common.exp | 1 - binutils/unwind-ia64.c | 4 + binutils/windres.c | 31 +- config/ChangeLog | 5 +- config/debuginfod.m4 | 2 - configure | 3 - configure.ac | 3 - gas/ChangeLog | 247 + gas/Makefile.am | 1 - gas/Makefile.in | 1 - gas/NEWS | 2 + gas/config/obj-elf.c | 4 - gas/config/tc-alpha.c | 2 +- gas/config/tc-arm.c | 6 +- gas/config/tc-i386.c | 3 + gas/config/tc-nios2.c | 4 - gas/config/tc-riscv.c | 531 +- gas/config/tc-riscv.h | 6 +- gas/config/tc-tic54x.c | 28 +- gas/config/te-symbian.h | 22 - gas/configure.tgt | 5 +- gas/doc/as.texi | 7 - gas/doc/c-s390.texi | 50 +- gas/dwarf2dbg.c | 45 +- gas/listing.c | 20 +- gas/po/POTFILES.in | 1 - gas/read.c | 12 + gas/testsuite/gas/all/byte.d | 4 - gas/testsuite/gas/all/byte.l | 3 - gas/testsuite/gas/all/byte.s | 2 - gas/testsuite/gas/all/gas.exp | 7 +- gas/testsuite/gas/all/local-label-overflow.d | 5 +- gas/testsuite/gas/all/none.d | 2 +- gas/testsuite/gas/all/pr27381.d | 4 + gas/testsuite/gas/all/pr27381.err | 2 + gas/testsuite/gas/all/pr27381.s | 1 + gas/testsuite/gas/all/pr27384.d | 4 + gas/testsuite/gas/all/pr27384.err | 4 + gas/testsuite/gas/all/pr27384.s | 4 + gas/testsuite/gas/all/sleb128-2.d | 2 +- gas/testsuite/gas/all/sleb128-4.d | 3 +- gas/testsuite/gas/all/sleb128-5.d | 2 +- gas/testsuite/gas/all/sleb128-7.d | 2 +- gas/testsuite/gas/all/sleb128-9.d | 2 +- gas/testsuite/gas/all/string.d | 2 +- gas/testsuite/gas/arm/arch4t-eabi.d | 2 +- gas/testsuite/gas/arm/arch4t.d | 2 +- gas/testsuite/gas/arm/got_prel.d | 2 +- gas/testsuite/gas/arm/mapdir.d | 2 +- gas/testsuite/gas/arm/mapmisc.d | 2 +- gas/testsuite/gas/arm/mapsecs.d | 2 +- gas/testsuite/gas/arm/mapshort-eabi.d | 2 +- gas/testsuite/gas/arm/thumb-eabi.d | 2 +- gas/testsuite/gas/arm/thumb.d | 2 +- gas/testsuite/gas/arm/thumbrel.d | 2 +- gas/testsuite/gas/elf/bignums.d | 2 +- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/elf/dwarf2-20.d | 4 - gas/testsuite/gas/elf/elf.exp | 7 +- gas/testsuite/gas/elf/group0c.d | 2 +- gas/testsuite/gas/elf/group1a.d | 2 +- gas/testsuite/gas/elf/missing-build-notes.d | 2 +- gas/testsuite/gas/elf/pr27228.d | 10 + gas/testsuite/gas/elf/pr27228.s | 5 + gas/testsuite/gas/elf/pr27355.d | 3 + gas/testsuite/gas/elf/pr27355.err | 5 + gas/testsuite/gas/elf/pr27355.s | 4 + gas/testsuite/gas/elf/section-symbol-redef.d | 2 +- gas/testsuite/gas/elf/section0.d | 2 +- gas/testsuite/gas/elf/section1.d | 2 +- gas/testsuite/gas/elf/section10.d | 2 +- gas/testsuite/gas/elf/section11.d | 4 +- gas/testsuite/gas/elf/section15.d | 2 +- gas/testsuite/gas/elf/section4.d | 2 +- gas/testsuite/gas/elf/section6.d | 2 +- gas/testsuite/gas/elf/section7.d | 2 +- gas/testsuite/gas/elf/symtab.d | 4 +- gas/testsuite/gas/elf/symtab.s | 2 +- gas/testsuite/gas/elf/warn-2.s | 7 - gas/testsuite/gas/i386/i386.exp | 1 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/m68hc11/indexed12.d | 4 - gas/testsuite/gas/mach-o/sections-1.d | 2 +- gas/testsuite/gas/macros/irp.d | 2 +- gas/testsuite/gas/macros/repeat.d | 2 +- gas/testsuite/gas/macros/rept.d | 2 +- gas/testsuite/gas/macros/test2.d | 2 +- gas/testsuite/gas/macros/test3.d | 1 - gas/testsuite/gas/macros/vararg.d | 2 +- gas/testsuite/gas/nios2/relax.d | 25 + gas/testsuite/gas/nios2/relax.s | 5 + gas/testsuite/gas/ppc/power4.d | 1 - gas/testsuite/gas/ppc/test1elf32.d | 1 - gas/testsuite/gas/ppc/test1elf64.d | 1 - gas/testsuite/gas/riscv/bitmanip-insns-32.d | 37 - gas/testsuite/gas/riscv/bitmanip-insns-64.d | 55 - gas/testsuite/gas/riscv/bitmanip-insns.s | 58 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 +- .../gas/riscv/priv-reg-fail-read-only-01.l | 136 +- .../gas/riscv/priv-reg-fail-read-only-02.l | 48 +- gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 130 +- .../gas/riscv/priv-reg-fail-version-1p10.l | 48 +- .../gas/riscv/priv-reg-fail-version-1p11.l | 46 +- .../gas/riscv/priv-reg-fail-version-1p9p1.l | 54 +- gas/testsuite/gas/xgate/insns-dwarf2.d | 2 +- gas/write.c | 4 +- gdb/ChangeLog | 1174 ++ gdb/MAINTAINERS | 5 +- gdb/Makefile.in | 5 +- gdb/NEWS | 20 + gdb/aarch64-linux-tdep.c | 16 +- gdb/aarch64-tdep.c | 73 +- gdb/aclocal.m4 | 1 + gdb/ada-lang.c | 41 +- gdb/ada-valprint.c | 2 +- gdb/alpha-mdebug-tdep.c | 4 +- gdb/alpha-tdep.c | 8 +- gdb/amd64-fbsd-tdep.c | 2 +- gdb/amd64-linux-tdep.c | 4 +- gdb/amd64-obsd-tdep.c | 2 +- gdb/arc-linux-tdep.c | 81 +- gdb/arc-tdep.c | 24 +- gdb/arch/aarch64-insn.h | 9 + gdb/arm-linux-tdep.c | 2 +- gdb/arm-symbian-tdep.c | 132 - gdb/arm-tdep.c | 50 +- gdb/async-event.c | 1 - gdb/async-event.h | 9 + gdb/auto-load.c | 148 +- gdb/auto-load.h | 13 +- gdb/avr-tdep.c | 6 +- gdb/break-catch-syscall.c | 2 + gdb/breakpoint.c | 198 +- gdb/c-exp.y | 26 +- gdb/c-lang.c | 15 +- gdb/c-lang.h | 18 +- gdb/c-typeprint.c | 2 +- gdb/c-valprint.c | 8 +- gdb/cli/cli-cmds.c | 36 - gdb/cli/cli-interp.c | 8 + gdb/cli/cli-style.c | 17 +- gdb/cli/cli-style.h | 6 +- gdb/coff-pe-read.c | 2 +- gdb/coffread.c | 8 +- gdb/compile/compile-c-support.c | 16 +- gdb/compile/compile-c-symbols.c | 13 +- gdb/compile/compile-c-types.c | 12 +- gdb/compile/compile-c.h | 2 +- gdb/compile/compile-cplus-types.c | 6 +- gdb/compile/compile-internal.h | 3 +- gdb/compile/compile-loc2c.c | 30 +- gdb/compile/compile.c | 16 +- gdb/compile/compile.h | 4 +- gdb/configure.tgt | 7 +- gdb/copyright.py | 2 +- gdb/cp-valprint.c | 2 +- gdb/cris-tdep.c | 11 +- gdb/csky-tdep.c | 4 +- gdb/ctfread.c | 2 +- gdb/d-exp.y | 45 +- gdb/doc/ChangeLog | 69 + gdb/doc/gdb.texinfo | 535 +- gdb/doc/python.texi | 27 +- gdb/dwarf2/attribute.c | 8 +- gdb/dwarf2/attribute.h | 1 + gdb/dwarf2/die.h | 36 +- gdb/dwarf2/index-write.c | 8 + gdb/dwarf2/loc.c | 12 +- gdb/dwarf2/loc.h | 2 +- gdb/dwarf2/read.c | 396 +- gdb/f-array-walker.h | 4 +- gdb/f-exp.y | 48 +- gdb/f-lang.c | 199 +- gdb/f-typeprint.c | 7 +- gdb/f-valprint.c | 7 +- gdb/findvar.c | 22 +- gdb/frame.c | 20 +- gdb/frame.h | 16 +- gdb/frv-tdep.c | 2 +- gdb/gdb_bfd.c | 70 +- gdb/gdbarch.c | 2 +- gdb/gdbcmd.h | 9 +- gdb/gdbtypes.c | 144 +- gdb/gdbtypes.h | 85 +- gdb/gnu-v2-abi.c | 2 +- gdb/gnu-v3-abi.c | 22 +- gdb/go-valprint.c | 2 +- gdb/guile/scm-pretty-print.c | 2 +- gdb/guile/scm-type.c | 4 +- gdb/guile/scm-value.c | 2 +- gdb/hppa-tdep.c | 26 +- gdb/i386-fbsd-tdep.c | 16 +- gdb/i386-gnu-tdep.c | 2 +- gdb/i386-linux-tdep.c | 10 +- gdb/i386-netbsd-tdep.c | 2 +- gdb/i386-obsd-tdep.c | 2 +- gdb/i386-tdep.c | 12 +- gdb/i387-tdep.c | 6 +- gdb/ia64-tdep.c | 6 +- gdb/infcall.c | 2 +- gdb/infcmd.c | 15 +- gdb/inferior.c | 58 +- gdb/infrun.c | 803 +- gdb/infrun.h | 4 + gdb/language.c | 15 +- gdb/language.h | 20 +- gdb/linespec.c | 2 +- gdb/linux-nat.c | 33 +- gdb/linux-nat.h | 7 +- gdb/linux-tdep.c | 8 +- gdb/linux-thread-db.c | 32 +- gdb/lm32-tdep.c | 4 +- gdb/m2-exp.y | 30 +- gdb/m2-valprint.c | 4 +- gdb/m32r-linux-tdep.c | 10 +- gdb/m32r-tdep.c | 4 +- gdb/m68hc11-tdep.c | 4 +- gdb/m68k-linux-tdep.c | 2 +- gdb/m68k-tdep.c | 6 +- gdb/main.c | 16 +- gdb/maint-test-options.c | 2 +- gdb/maint.c | 324 +- gdb/mep-tdep.c | 2 +- gdb/mi/mi-cmds.c | 5 +- gdb/minsyms.c | 19 +- gdb/minsyms.h | 7 + gdb/mips-tdep.c | 40 +- gdb/nat/amd64-linux-siginfo.c | 13 + gdb/nat/linux-osdata.c | 2 +- gdb/nat/windows-nat.c | 24 +- gdb/objfiles.c | 4 +- gdb/osabi.c | 1 - gdb/osabi.h | 1 - gdb/p-exp.y | 31 +- gdb/p-valprint.c | 2 +- gdb/parse.c | 38 +- gdb/parser-defs.h | 10 + gdb/ppc-fbsd-tdep.c | 4 +- gdb/ppc-netbsd-tdep.c | 2 +- gdb/ppc-obsd-tdep.c | 4 +- gdb/printcmd.c | 19 +- gdb/progspace.c | 2 +- gdb/psympriv.h | 7 +- gdb/psymtab.c | 2 +- gdb/python/py-breakpoint.c | 8 +- gdb/python/py-frame.c | 7 +- gdb/python/py-param.c | 7 +- gdb/python/py-prettyprint.c | 2 +- gdb/python/py-record-btrace.c | 2 +- gdb/python/py-record.c | 2 +- gdb/python/py-tui.c | 35 +- gdb/python/py-type.c | 10 +- gdb/python/python.c | 2 +- gdb/record-btrace.c | 3 + gdb/record-full.c | 2 + gdb/record.c | 2 +- gdb/regcache.c | 2 +- gdb/registry.h | 2 +- gdb/remote-notif.c | 4 +- gdb/remote-sim.c | 1 + gdb/remote.c | 411 +- gdb/remote.h | 20 + gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 59 +- gdb/riscv-tdep.h | 23 + gdb/rs6000-tdep.c | 18 +- gdb/rust-lang.c | 6 +- gdb/s390-tdep.c | 14 +- gdb/score-tdep.c | 18 +- gdb/ser-tcp.c | 2 +- gdb/sparc-netbsd-tdep.c | 2 +- gdb/sparc-sol2-tdep.c | 2 +- gdb/sparc64-netbsd-tdep.c | 2 +- gdb/sparc64-sol2-tdep.c | 2 +- gdb/stabsread.c | 2 +- gdb/stap-probe.c | 31 +- gdb/std-operator.def | 5 + gdb/symmisc.c | 20 +- gdb/symtab.c | 32 +- gdb/symtab.h | 38 +- gdb/target.c | 13 +- gdb/target.h | 12 +- gdb/testsuite/ChangeLog | 411 + gdb/testsuite/gdb.ada/catch_ex_std.exp | 3 +- gdb/testsuite/gdb.ada/fixed_points.exp | 5 + .../gdb.ada/fixed_points/fixed_points.adb | 3 + gdb/testsuite/gdb.ada/fixed_points/pck.ads | 4 + gdb/testsuite/gdb.ada/local-enum.exp | 88 + gdb/testsuite/gdb.ada/local-enum/local.adb | 28 + gdb/testsuite/gdb.ada/out_of_line_in_inlined.exp | 3 +- gdb/testsuite/gdb.arch/amd64-stap-expressions.S | 43 + gdb/testsuite/gdb.arch/amd64-stap-expressions.exp | 68 + gdb/testsuite/gdb.arch/i386-gnu-cfi.exp | 26 +- gdb/testsuite/gdb.arch/i386-mpx.c | 2 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.S | 40 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.c | 13 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.exp | 2 +- gdb/testsuite/gdb.arch/insn-reloc.c | 81 + gdb/testsuite/gdb.base/bitfields.exp | 137 +- gdb/testsuite/gdb.base/bitfields2.exp | 81 +- gdb/testsuite/gdb.base/break.exp | 23 +- gdb/testsuite/gdb.base/call-sc.exp | 2 +- gdb/testsuite/gdb.base/callfuncs.exp | 2 +- gdb/testsuite/gdb.base/catch-syscall.exp | 3 + gdb/testsuite/gdb.base/complex-parts.exp | 11 + gdb/testsuite/gdb.base/dfp-test.exp | 48 +- gdb/testsuite/gdb.base/dup-sect.exp | 1 - gdb/testsuite/gdb.base/endian.exp | 36 +- gdb/testsuite/gdb.base/ending-run.exp | 4 - gdb/testsuite/gdb.base/exprs.exp | 9 +- gdb/testsuite/gdb.base/funcargs.exp | 156 +- gdb/testsuite/gdb.base/gnu-ifunc.exp | 4 + gdb/testsuite/gdb.base/hbreak2.exp | 27 +- gdb/testsuite/gdb.base/inferior-noarg.c | 22 + gdb/testsuite/gdb.base/inferior-noarg.exp | 36 + gdb/testsuite/gdb.base/line65535.exp | 2 +- gdb/testsuite/gdb.base/long_long.exp | 3 +- gdb/testsuite/gdb.base/maint-info-sections.exp | 184 + gdb/testsuite/gdb.base/maint.exp | 87 - gdb/testsuite/gdb.base/recurse.exp | 37 +- gdb/testsuite/gdb.base/scope.exp | 294 +- gdb/testsuite/gdb.base/sepdebug.exp | 23 +- gdb/testsuite/gdb.base/skip.exp | 60 +- gdb/testsuite/gdb.base/solib-weak.exp | 3 +- gdb/testsuite/gdb.base/step-over-syscall.exp | 23 + gdb/testsuite/gdb.base/structs.exp | 2 +- gdb/testsuite/gdb.base/style.exp | 437 +- gdb/testsuite/gdb.base/ui-redirect.exp | 8 + gdb/testsuite/gdb.base/until.exp | 10 +- gdb/testsuite/gdb.cp/misc.exp | 10 +- gdb/testsuite/gdb.dwarf2/clang-debug-names.exp | 16 + .../gdb.dwarf2/dw2-out-of-range-end-of-seq.exp | 7 +- gdb/testsuite/gdb.dwarf2/dw2-ranges-psym.exp | 5 +- .../gdb.dwarf2/dw2-step-out-of-function-no-stmt.c | 44 + .../dw2-step-out-of-function-no-stmt.exp | 126 + gdb/testsuite/gdb.dwarf2/enqueued-cu-base-addr.exp | 2 +- gdb/testsuite/gdb.dwarf2/fission-base.S | 5 +- gdb/testsuite/gdb.dwarf2/fission-base.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-loclists-pie.S | 4 +- gdb/testsuite/gdb.dwarf2/fission-loclists-pie.exp | 13 +- gdb/testsuite/gdb.dwarf2/fission-loclists.S | 5 +- gdb/testsuite/gdb.dwarf2/fission-loclists.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-multi-cu.S | 6 +- gdb/testsuite/gdb.dwarf2/fission-multi-cu.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-reread.S | 7 +- gdb/testsuite/gdb.dwarf2/fission-reread.exp | 36 +- gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.c | 37 + gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.exp | 146 + gdb/testsuite/gdb.dwarf2/loclists-sec-offset.c | 69 + gdb/testsuite/gdb.dwarf2/loclists-sec-offset.exp | 261 + gdb/testsuite/gdb.dwarf2/main-subprogram.exp | 14 +- gdb/testsuite/gdb.dwarf2/rnglists-multiple-cus.exp | 102 + gdb/testsuite/gdb.dwarf2/rnglists-sec-offset.exp | 143 + gdb/testsuite/gdb.fortran/allocated.exp | 49 + gdb/testsuite/gdb.fortran/allocated.f90 | 49 + gdb/testsuite/gdb.fortran/array-slices.exp | 5 +- gdb/testsuite/gdb.fortran/function-calls.exp | 15 + gdb/testsuite/gdb.fortran/lbound-ubound.F90 | 105 + gdb/testsuite/gdb.fortran/lbound-ubound.exp | 199 + gdb/testsuite/gdb.fortran/mixed-lang-stack.exp | 21 +- gdb/testsuite/gdb.guile/scm-section-script.exp | 1 - gdb/testsuite/gdb.multi/multi-target.exp.tcl | 8 +- gdb/testsuite/gdb.opt/solib-intra-step.exp | 35 +- gdb/testsuite/gdb.python/py-breakpoint.exp | 24 + gdb/testsuite/gdb.python/py-format-string.exp | 6 +- gdb/testsuite/gdb.python/py-framefilter.exp | 2 +- gdb/testsuite/gdb.python/py-section-script.exp | 1 - gdb/testsuite/gdb.python/python.exp | 2 +- gdb/testsuite/gdb.python/tui-window-disabled.c | 43 + gdb/testsuite/gdb.python/tui-window-disabled.exp | 189 + gdb/testsuite/gdb.python/tui-window-disabled.py | 89 + gdb/testsuite/gdb.python/tui-window.exp | 6 + gdb/testsuite/gdb.python/tui-window.py | 10 +- gdb/testsuite/gdb.threads/attach-non-stop.c | 58 + gdb/testsuite/gdb.threads/attach-non-stop.exp | 148 + gdb/testsuite/gdb.threads/detach-step-over.c | 112 + gdb/testsuite/gdb.threads/detach-step-over.exp | 290 + gdb/testsuite/gdb.threads/killed-outside.exp | 3 + .../gdb.threads/signal-command-handle-nopass.exp | 4 +- .../signal-command-multiple-signals-pending.exp | 4 +- .../gdb.threads/signal-delivered-right-thread.exp | 4 +- gdb/testsuite/gdb.threads/signal-sigtrap.exp | 4 +- gdb/testsuite/gdb.tui/scroll.exp | 72 + .../gdb.tui/tui-layout-asm-short-prog.exp | 4 +- gdb/testsuite/gdb.tui/tui-layout-asm.exp | 7 +- gdb/testsuite/gdb.tui/winheight.exp | 14 + gdb/testsuite/gdb.xml/tdesc-regs.exp | 3 +- gdb/testsuite/lib/dwarf.exp | 452 +- gdb/testsuite/lib/gdb-utils.exp | 1 + gdb/testsuite/lib/gdb.exp | 209 +- gdb/testsuite/lib/gdbserver-support.exp | 3 + gdb/testsuite/lib/mi-support.exp | 41 +- gdb/testsuite/lib/prompt.exp | 2 - gdb/testsuite/lib/range-stepping-support.exp | 8 +- gdb/testsuite/lib/tuiterm.exp | 573 +- gdb/thread.c | 7 +- gdb/tilegx-tdep.c | 18 +- gdb/top.c | 21 +- gdb/top.h | 7 +- gdb/tracepoint.c | 6 +- gdb/trad-frame.c | 103 +- gdb/trad-frame.h | 50 +- gdb/tramp-frame.c | 7 +- gdb/tui/tui-data.h | 4 +- gdb/tui/tui-disasm.c | 13 +- gdb/tui/tui-interp.c | 23 +- gdb/tui/tui-io.c | 73 +- gdb/tui/tui-io.h | 5 + gdb/tui/tui-layout.c | 44 +- gdb/tui/tui-layout.h | 16 + gdb/tui/tui-location.c | 81 + gdb/tui/tui-location.h | 93 + gdb/tui/tui-regs.c | 19 +- gdb/tui/tui-source.c | 9 +- gdb/tui/tui-stack.c | 114 +- gdb/tui/tui-stack.h | 19 - gdb/tui/tui-wingeneral.c | 4 - gdb/tui/tui-winsource.c | 3 +- gdb/tui/tui.c | 26 +- gdb/tui/tui.h | 1 + gdb/unittests/command-def-selftests.c | 6 +- gdb/unittests/gdb_tilde_expand-selftests.c | 94 + gdb/unittests/observable-selftests.c | 2 +- gdb/unittests/optional/assignment/1.cc | 2 +- gdb/unittests/optional/assignment/2.cc | 2 +- gdb/unittests/optional/assignment/3.cc | 2 +- gdb/unittests/optional/assignment/4.cc | 2 +- gdb/unittests/optional/assignment/5.cc | 2 +- gdb/unittests/optional/assignment/6.cc | 2 +- gdb/utils.c | 73 +- gdb/v850-tdep.c | 5 +- gdb/valarith.c | 11 +- gdb/valops.c | 18 +- gdb/valprint.c | 12 +- gdb/value.c | 13 +- gdb/value.h | 3 - gdb/varobj.c | 2 +- gdb/vax-tdep.c | 2 +- gdb/windows-nat.c | 118 +- gdb/xcoffread.c | 8 +- gdbserver/ChangeLog | 48 + gdbserver/Makefile.in | 2 +- gdbserver/ax.cc | 2 +- gdbserver/debug.cc | 2 +- gdbserver/gdbreplay.cc | 60 +- gdbserver/linux-low.cc | 33 +- gdbserver/linux-x86-low.cc | 59 +- gdbserver/remote-utils.cc | 4 + gdbserver/server.cc | 9 + gdbserver/tracepoint.cc | 18 +- gdbsupport/ChangeLog | 20 + gdbsupport/common-debug.cc | 6 +- gdbsupport/common-debug.h | 8 + gdbsupport/common-defs.h | 4 +- gdbsupport/common-utils.h | 6 +- gdbsupport/gdb_tilde_expand.cc | 46 +- gdbsupport/gdb_tilde_expand.h | 3 +- gnulib/ChangeLog | 6 + gnulib/Makefile.in | 108 +- gnulib/aclocal.m4 | 7 +- gnulib/config.in | 180 +- gnulib/configure | 2721 ++-- gnulib/import/Makefile.am | 183 +- gnulib/import/Makefile.in | 312 +- gnulib/import/_Noreturn.h | 2 +- gnulib/import/alloca.c | 286 +- gnulib/import/alloca.in.h | 4 +- gnulib/import/arg-nonnull.h | 4 +- gnulib/import/arpa_inet.in.h | 2 +- gnulib/import/assure.h | 2 +- gnulib/import/at-func.c | 2 +- gnulib/import/attribute.h | 25 +- gnulib/import/basename-lgpl.c | 22 +- gnulib/import/basename-lgpl.h | 78 + gnulib/import/btowc.c | 2 +- gnulib/import/c++defs.h | 26 +- gnulib/import/canonicalize-lgpl.c | 495 +- gnulib/import/cdefs.h | 207 +- gnulib/import/chdir-long.c | 2 +- gnulib/import/chdir-long.h | 2 +- gnulib/import/cloexec.c | 2 +- gnulib/import/cloexec.h | 2 +- gnulib/import/close.c | 10 +- gnulib/import/closedir.c | 2 +- gnulib/import/count-one-bits.h | 5 +- gnulib/import/ctype.in.h | 2 +- gnulib/import/dirent-private.h | 2 +- gnulib/import/dirent.in.h | 4 +- gnulib/import/dirfd.c | 2 +- gnulib/import/dirname-lgpl.c | 2 +- gnulib/import/dirname.h | 9 +- gnulib/import/dup-safer-flag.c | 2 +- gnulib/import/dup-safer.c | 2 +- gnulib/import/dup.c | 10 +- gnulib/import/dup2.c | 104 +- gnulib/import/eloop-threshold.h | 83 + gnulib/import/errno.in.h | 2 +- gnulib/import/error.c | 6 +- gnulib/import/error.h | 27 +- gnulib/import/exitfail.c | 2 +- gnulib/import/exitfail.h | 2 +- gnulib/import/extra/update-copyright | 2 +- gnulib/import/fchdir.c | 2 +- gnulib/import/fcntl.c | 10 +- gnulib/import/fcntl.in.h | 45 +- gnulib/import/fd-hook.c | 2 +- gnulib/import/fd-hook.h | 2 +- gnulib/import/fd-safer-flag.c | 2 +- gnulib/import/fd-safer.c | 2 +- gnulib/import/fdopendir.c | 2 +- gnulib/import/filename.h | 22 +- gnulib/import/filenamecat-lgpl.c | 5 +- gnulib/import/filenamecat.h | 2 +- gnulib/import/flexmember.h | 2 +- gnulib/import/float+.h | 2 +- gnulib/import/float.c | 2 +- gnulib/import/float.in.h | 8 +- gnulib/import/fnmatch.c | 14 +- gnulib/import/fnmatch.in.h | 2 +- gnulib/import/fnmatch_loop.c | 19 +- gnulib/import/fpucw.h | 6 +- gnulib/import/free.c | 47 + gnulib/import/frexp.c | 2 +- gnulib/import/frexpl.c | 2 +- gnulib/import/fstat.c | 2 +- gnulib/import/fstatat.c | 2 +- gnulib/import/getcwd-lgpl.c | 6 +- gnulib/import/getcwd.c | 86 +- gnulib/import/getdtablesize.c | 2 +- gnulib/import/getlogin_r.c | 2 +- gnulib/import/getprogname.c | 42 +- gnulib/import/getprogname.h | 2 +- gnulib/import/getrandom.c | 4 +- gnulib/import/gettext.h | 2 +- gnulib/import/gettimeofday.c | 13 +- gnulib/import/glob-libc.h | 2 +- gnulib/import/glob.c | 14 +- gnulib/import/glob.in.h | 6 +- gnulib/import/glob_internal.h | 2 +- gnulib/import/glob_pattern_p.c | 2 +- gnulib/import/globfree.c | 2 +- gnulib/import/glthread/lock.c | 2 +- gnulib/import/glthread/lock.h | 2 +- gnulib/import/glthread/threadlib.c | 37 +- gnulib/import/hard-locale.c | 2 +- gnulib/import/hard-locale.h | 2 +- gnulib/import/idx.h | 114 + gnulib/import/inet_ntop.c | 2 +- gnulib/import/intprops.h | 72 +- gnulib/import/inttypes.in.h | 464 +- gnulib/import/isblank.c | 2 +- gnulib/import/isnan.c | 2 +- gnulib/import/isnand-nolibm.h | 6 +- gnulib/import/isnand.c | 2 +- gnulib/import/isnanl-nolibm.h | 12 +- gnulib/import/isnanl.c | 2 +- gnulib/import/itold.c | 2 +- gnulib/import/lc-charset-dispatch.c | 2 +- gnulib/import/lc-charset-dispatch.h | 2 +- gnulib/import/libc-config.h | 175 +- gnulib/import/limits.in.h | 2 +- gnulib/import/localcharset.c | 2 +- gnulib/import/localcharset.h | 2 +- gnulib/import/locale.in.h | 2 +- gnulib/import/localtime-buffer.c | 60 - gnulib/import/localtime-buffer.h | 27 - gnulib/import/lstat.c | 2 +- gnulib/import/m4/00gnulib.m4 | 40 +- gnulib/import/m4/__inline.m4 | 2 +- gnulib/import/m4/absolute-header.m4 | 12 +- gnulib/import/m4/alloca.m4 | 38 +- gnulib/import/m4/arpa_inet_h.m4 | 2 +- gnulib/import/m4/btowc.m4 | 19 +- gnulib/import/m4/builtin-expect.m4 | 2 +- gnulib/import/m4/canonicalize.m4 | 20 +- gnulib/import/m4/chdir-long.m4 | 12 +- gnulib/import/m4/clock_time.m4 | 31 + gnulib/import/m4/close.m4 | 2 +- gnulib/import/m4/closedir.m4 | 2 +- gnulib/import/m4/codeset.m4 | 2 +- gnulib/import/m4/ctype.m4 | 2 +- gnulib/import/m4/d-ino.m4 | 2 +- gnulib/import/m4/d-type.m4 | 2 +- gnulib/import/m4/dirent_h.m4 | 2 +- gnulib/import/m4/dirfd.m4 | 2 +- gnulib/import/m4/dirname.m4 | 19 - gnulib/import/m4/double-slash-root.m4 | 2 +- gnulib/import/m4/dup.m4 | 7 +- gnulib/import/m4/dup2.m4 | 184 +- gnulib/import/m4/eealloc.m4 | 2 +- gnulib/import/m4/environ.m4 | 2 +- gnulib/import/m4/errno_h.m4 | 2 +- gnulib/import/m4/error.m4 | 2 +- gnulib/import/m4/exponentd.m4 | 2 +- gnulib/import/m4/exponentl.m4 | 2 +- gnulib/import/m4/extensions.m4 | 174 +- gnulib/import/m4/extern-inline.m4 | 2 +- gnulib/import/m4/fchdir.m4 | 37 +- gnulib/import/m4/fcntl-o.m4 | 5 +- gnulib/import/m4/fcntl.m4 | 55 +- gnulib/import/m4/fcntl_h.m4 | 7 +- gnulib/import/m4/fdopendir.m4 | 22 +- gnulib/import/m4/filenamecat.m4 | 2 +- gnulib/import/m4/flexmember.m4 | 2 +- gnulib/import/m4/float_h.m4 | 2 +- gnulib/import/m4/fnmatch.m4 | 2 +- gnulib/import/m4/fnmatch_h.m4 | 2 +- gnulib/import/m4/fpieee.m4 | 2 +- gnulib/import/m4/free.m4 | 49 + gnulib/import/m4/frexp.m4 | 2 +- gnulib/import/m4/frexpl.m4 | 8 +- gnulib/import/m4/fstat.m4 | 5 +- gnulib/import/m4/fstatat.m4 | 2 +- gnulib/import/m4/getcwd-abort-bug.m4 | 34 +- gnulib/import/m4/getcwd-path-max.m4 | 7 +- gnulib/import/m4/getcwd.m4 | 10 +- gnulib/import/m4/getdtablesize.m4 | 21 +- gnulib/import/m4/getlogin.m4 | 2 +- gnulib/import/m4/getlogin_r.m4 | 6 +- gnulib/import/m4/getpagesize.m4 | 2 +- gnulib/import/m4/getprogname.m4 | 2 +- gnulib/import/m4/getrandom.m4 | 11 +- gnulib/import/m4/gettimeofday.m4 | 63 +- gnulib/import/m4/glob.m4 | 2 +- gnulib/import/m4/glob_h.m4 | 2 +- gnulib/import/m4/gnulib-cache.m4 | 2 +- gnulib/import/m4/gnulib-common.m4 | 182 +- gnulib/import/m4/gnulib-comp.m4 | 49 +- gnulib/import/m4/gnulib-tool.m4 | 2 +- gnulib/import/m4/include_next.m4 | 36 +- gnulib/import/m4/inet_ntop.m4 | 2 +- gnulib/import/m4/inttypes-pri.m4 | 42 - gnulib/import/m4/inttypes.m4 | 20 +- gnulib/import/m4/isblank.m4 | 2 +- gnulib/import/m4/isnand.m4 | 8 +- gnulib/import/m4/isnanl.m4 | 25 +- gnulib/import/m4/largefile.m4 | 10 +- gnulib/import/m4/limits-h.m4 | 2 +- gnulib/import/m4/localcharset.m4 | 2 +- gnulib/import/m4/locale-fr.m4 | 16 +- gnulib/import/m4/locale-ja.m4 | 10 +- gnulib/import/m4/locale-zh.m4 | 10 +- gnulib/import/m4/locale_h.m4 | 2 +- gnulib/import/m4/localtime-buffer.m4 | 21 - gnulib/import/m4/lock.m4 | 2 +- gnulib/import/m4/lstat.m4 | 2 +- gnulib/import/m4/malloc.m4 | 12 +- gnulib/import/m4/malloca.m4 | 2 +- gnulib/import/m4/math_h.m4 | 365 +- gnulib/import/m4/mbrtowc.m4 | 87 +- gnulib/import/m4/mbsinit.m4 | 15 +- gnulib/import/m4/mbsrtowcs.m4 | 22 +- gnulib/import/m4/mbstate_t.m4 | 13 +- gnulib/import/m4/mbtowc.m4 | 2 +- gnulib/import/m4/memchr.m4 | 74 +- gnulib/import/m4/memmem.m4 | 2 +- gnulib/import/m4/mempcpy.m4 | 2 +- gnulib/import/m4/memrchr.m4 | 2 +- gnulib/import/m4/minmax.m4 | 2 +- gnulib/import/m4/mkdir.m4 | 91 +- gnulib/import/m4/mkdtemp.m4 | 2 +- gnulib/import/m4/mkostemp.m4 | 2 +- gnulib/import/m4/mmap-anon.m4 | 6 +- gnulib/import/m4/mode_t.m4 | 2 +- gnulib/import/m4/msvc-inval.m4 | 2 +- gnulib/import/m4/msvc-nothrow.m4 | 2 +- gnulib/import/m4/multiarch.m4 | 69 +- gnulib/import/m4/netinet_in_h.m4 | 2 +- gnulib/import/m4/nocrash.m4 | 2 +- gnulib/import/m4/off_t.m4 | 2 +- gnulib/import/m4/open-cloexec.m4 | 2 +- gnulib/import/m4/open-slash.m4 | 5 +- gnulib/import/m4/open.m4 | 2 +- gnulib/import/m4/openat.m4 | 2 +- gnulib/import/m4/opendir.m4 | 2 +- gnulib/import/m4/pathmax.m4 | 2 +- gnulib/import/m4/pid_t.m4 | 38 + gnulib/import/m4/pipe.m4 | 15 + gnulib/import/m4/pthread_rwlock_rdlock.m4 | 2 +- gnulib/import/m4/rawmemchr.m4 | 2 +- gnulib/import/m4/readdir.m4 | 2 +- gnulib/import/m4/readlink.m4 | 63 +- gnulib/import/m4/realloc.m4 | 12 +- gnulib/import/m4/rename.m4 | 6 +- gnulib/import/m4/rewinddir.m4 | 2 +- gnulib/import/m4/rmdir.m4 | 23 +- gnulib/import/m4/save-cwd.m4 | 2 +- gnulib/import/m4/setenv.m4 | 66 +- gnulib/import/m4/setlocale_null.m4 | 4 +- gnulib/import/m4/signal_h.m4 | 2 +- gnulib/import/m4/socklen.m4 | 2 +- gnulib/import/m4/sockpfaf.m4 | 2 +- gnulib/import/m4/ssize_t.m4 | 2 +- gnulib/import/m4/stat-time.m4 | 2 +- gnulib/import/m4/stat.m4 | 15 +- gnulib/import/m4/std-gnu11.m4 | 11 +- gnulib/import/m4/stdalign.m4 | 2 +- gnulib/import/m4/stdbool.m4 | 2 +- gnulib/import/m4/stddef_h.m4 | 20 +- gnulib/import/m4/stdint.m4 | 30 +- gnulib/import/m4/stdio_h.m4 | 17 +- gnulib/import/m4/stdlib_h.m4 | 44 +- gnulib/import/m4/strchrnul.m4 | 2 +- gnulib/import/m4/strdup.m4 | 12 +- gnulib/import/m4/strerror.m4 | 2 +- gnulib/import/m4/strerror_r.m4 | 2 +- gnulib/import/m4/string_h.m4 | 96 +- gnulib/import/m4/strnlen.m4 | 2 +- gnulib/import/m4/strstr.m4 | 6 +- gnulib/import/m4/strtok_r.m4 | 2 +- gnulib/import/m4/sys_random_h.m4 | 7 +- gnulib/import/m4/sys_socket_h.m4 | 2 +- gnulib/import/m4/sys_stat_h.m4 | 17 +- gnulib/import/m4/sys_time_h.m4 | 2 +- gnulib/import/m4/sys_types_h.m4 | 24 +- gnulib/import/m4/sys_uio_h.m4 | 2 +- gnulib/import/m4/tempname.m4 | 2 +- gnulib/import/m4/threadlib.m4 | 19 +- gnulib/import/m4/time_h.m4 | 25 +- gnulib/import/m4/time_r.m4 | 2 +- gnulib/import/m4/unistd-safer.m4 | 2 +- gnulib/import/m4/unistd_h.m4 | 52 +- gnulib/import/m4/visibility.m4 | 2 +- gnulib/import/m4/warn-on-use.m4 | 16 +- gnulib/import/m4/wchar_h.m4 | 110 +- gnulib/import/m4/wchar_t.m4 | 2 +- gnulib/import/m4/wctype_h.m4 | 47 +- gnulib/import/m4/wint_t.m4 | 39 +- gnulib/import/m4/wmemchr.m4 | 17 +- gnulib/import/m4/wmempcpy.m4 | 2 +- gnulib/import/m4/zzgnulib.m4 | 2 +- gnulib/import/malloc.c | 2 +- gnulib/import/malloc/scratch_buffer.h | 18 +- gnulib/import/malloc/scratch_buffer_dupfree.c | 41 + gnulib/import/malloc/scratch_buffer_grow.c | 2 +- .../import/malloc/scratch_buffer_grow_preserve.c | 2 +- .../import/malloc/scratch_buffer_set_array_size.c | 2 +- gnulib/import/malloca.c | 2 +- gnulib/import/malloca.h | 4 +- gnulib/import/math.in.h | 254 +- gnulib/import/mbrtowc-impl-utf8.h | 2 +- gnulib/import/mbrtowc-impl.h | 2 +- gnulib/import/mbrtowc.c | 2 +- gnulib/import/mbsinit.c | 2 +- gnulib/import/mbsrtowcs-impl.h | 2 +- gnulib/import/mbsrtowcs-state.c | 2 +- gnulib/import/mbsrtowcs.c | 2 +- gnulib/import/mbtowc-impl.h | 2 +- gnulib/import/mbtowc-lock.c | 2 +- gnulib/import/mbtowc-lock.h | 2 +- gnulib/import/mbtowc.c | 2 +- gnulib/import/memchr.c | 2 +- gnulib/import/memchr.valgrind | 2 +- gnulib/import/memmem.c | 2 +- gnulib/import/mempcpy.c | 2 +- gnulib/import/memrchr.c | 2 +- gnulib/import/minmax.h | 2 +- gnulib/import/mkdir.c | 4 +- gnulib/import/mkdtemp.c | 2 +- gnulib/import/mkostemp.c | 2 +- gnulib/import/msvc-inval.c | 2 +- gnulib/import/msvc-inval.h | 2 +- gnulib/import/msvc-nothrow.c | 2 +- gnulib/import/msvc-nothrow.h | 2 +- gnulib/import/netinet_in.in.h | 2 +- gnulib/import/open.c | 6 +- gnulib/import/openat-die.c | 2 +- gnulib/import/openat-priv.h | 2 +- gnulib/import/openat-proc.c | 2 +- gnulib/import/openat.c | 2 +- gnulib/import/openat.h | 2 +- gnulib/import/opendir.c | 2 +- gnulib/import/pathmax.h | 2 +- gnulib/import/pipe-safer.c | 10 +- gnulib/import/pipe.c | 50 + gnulib/import/rawmemchr.c | 2 +- gnulib/import/rawmemchr.valgrind | 2 +- gnulib/import/readdir.c | 2 +- gnulib/import/readlink.c | 50 +- gnulib/import/realloc.c | 2 +- gnulib/import/rename.c | 2 +- gnulib/import/rewinddir.c | 2 +- gnulib/import/rmdir.c | 5 +- gnulib/import/same-inode.h | 2 +- gnulib/import/save-cwd.c | 2 +- gnulib/import/save-cwd.h | 2 +- gnulib/import/scratch_buffer.h | 18 + gnulib/import/setenv.c | 4 +- gnulib/import/setlocale-lock.c | 2 +- gnulib/import/setlocale_null.c | 2 +- gnulib/import/setlocale_null.h | 2 +- gnulib/import/signal.in.h | 8 +- gnulib/import/stat-time.h | 2 +- gnulib/import/stat-w32.c | 31 +- gnulib/import/stat-w32.h | 2 +- gnulib/import/stat.c | 2 +- gnulib/import/stdalign.in.h | 25 +- gnulib/import/stdbool.in.h | 2 +- gnulib/import/stddef.in.h | 21 +- gnulib/import/stdint.in.h | 12 +- gnulib/import/stdio.in.h | 217 +- gnulib/import/stdlib.in.h | 188 +- gnulib/import/str-two-way.h | 2 +- gnulib/import/strchrnul.c | 2 +- gnulib/import/strchrnul.valgrind | 2 +- gnulib/import/strdup.c | 2 +- gnulib/import/streq.h | 4 +- gnulib/import/strerror-override.c | 2 +- gnulib/import/strerror-override.h | 2 +- gnulib/import/strerror.c | 2 +- gnulib/import/strerror_r.c | 3 +- gnulib/import/string.in.h | 138 +- gnulib/import/stripslash.c | 2 +- gnulib/import/strnlen.c | 2 +- gnulib/import/strnlen1.c | 2 +- gnulib/import/strnlen1.h | 2 +- gnulib/import/strstr.c | 2 +- gnulib/import/strtok_r.c | 2 +- gnulib/import/sys_random.in.h | 6 +- gnulib/import/sys_socket.in.h | 4 +- gnulib/import/sys_stat.in.h | 140 +- gnulib/import/sys_time.in.h | 4 +- gnulib/import/sys_types.in.h | 2 +- gnulib/import/sys_uio.in.h | 2 +- gnulib/import/tempname.c | 51 +- gnulib/import/tempname.h | 2 +- gnulib/import/time.in.h | 48 +- gnulib/import/time_r.c | 2 +- gnulib/import/unistd--.h | 2 +- gnulib/import/unistd-safer.h | 2 +- gnulib/import/unistd.in.h | 613 +- gnulib/import/unsetenv.c | 2 +- gnulib/import/verify.h | 32 +- gnulib/import/warn-on-use.h | 33 +- gnulib/import/wchar.in.h | 45 +- gnulib/import/wctype.in.h | 11 +- gnulib/import/windows-initguard.h | 2 +- gnulib/import/windows-mutex.c | 2 +- gnulib/import/windows-mutex.h | 2 +- gnulib/import/windows-once.c | 2 +- gnulib/import/windows-once.h | 2 +- gnulib/import/windows-recmutex.c | 2 +- gnulib/import/windows-recmutex.h | 2 +- gnulib/import/windows-rwlock.c | 2 +- gnulib/import/windows-rwlock.h | 2 +- gnulib/import/wmemchr-impl.h | 2 +- gnulib/import/wmemchr.c | 2 +- gnulib/import/wmempcpy.c | 2 +- gnulib/import/xalloc-oversized.h | 4 +- gnulib/update-gnulib.sh | 2 +- gold/ChangeLog | 22 + gold/dwarf_reader.cc | 4 + gold/po/fr.po | 730 +- gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- include/ChangeLog | 52 + include/ctf-api.h | 14 +- include/elf/riscv.h | 3 +- include/gdb/ChangeLog | 4 + include/gdb/sim-riscv.h | 99 + include/opcode/riscv-opc.h | 196 +- include/opcode/riscv.h | 125 +- include/opcode/tic54x.h | 8 +- intl/ChangeLog | 49 + intl/Makefile.in | 16 +- intl/aclocal.m4 | 1 + intl/configure | 113 +- intl/configure.ac | 30 +- intl/plural-config.h | 1 + intl/plural-exp.h | 8 +- intl/plural.c | 62 +- intl/plural.y | 27 +- ld/ChangeLog | 258 + ld/Makefile.am | 3 +- ld/Makefile.in | 4 +- ld/NEWS | 5 + ld/configure.tgt | 9 +- ld/emulparams/alphavms.sh | 3 +- ld/emulparams/armsymbian.sh | 25 - ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf64_ia64_vms.sh | 1 - ld/emulparams/elf64mmix.sh | 1 - ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_iamcu.sh | 1 - ld/emulparams/elf_k1om.sh | 1 - ld/emulparams/elf_l1om.sh | 1 - ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/mmo.sh | 1 - ld/emulparams/pdp11.sh | 5 + ld/emulparams/x86-report-relative.sh | 11 + ld/emultempl/beos.em | 25 + ld/emultempl/pdp11.em | 30 +- ld/emultempl/pe.em | 34 + ld/emultempl/pep.em | 34 + ld/ld.texi | 9 +- ld/ldelf.c | 21 +- ld/ldgram.y | 25 +- ld/ldlang.c | 4 +- ld/ldlex.h | 2 +- ld/ldlex.l | 31 +- ld/po/BLD-POTFILES.in | 1 - ld/po/fr.po | 3699 ++--- ld/scripttempl/DWARF.sc | 22 +- ld/scripttempl/armbpabi.sc | 417 - ld/scripttempl/pdp11.sc | 2 +- ld/testsuite/ld-arm/arm-elf.exp | 4 - ld/testsuite/ld-arm/symbian-seg1.d | 8 - ld/testsuite/ld-arm/symbian-seg1.s | 13 - ld/testsuite/ld-bootstrap/bootstrap.exp | 1 + ld/testsuite/ld-ctf/data-func-2.c | 4 + ld/testsuite/ld-ctf/data-func-conflicted.d | 4 +- ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/pr26936.d | 8 +- ld/testsuite/ld-elf/pr27259.d | 7 + ld/testsuite/ld-elf/pr27259.s | 14 + ld/testsuite/ld-elf/sec64k.exp | 4 +- ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 69 +- ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-ifunc/ifunc.exp | 26 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 52 +- ld/testsuite/ld-plugin/pr15146.d | 4 + ld/testsuite/ld-plugin/pr15146a.c | 13 + ld/testsuite/ld-plugin/pr15146b.c | 1 + .../empty => ld/testsuite/ld-plugin/pr15146c.c | 0 ld/testsuite/ld-plugin/pr15146d.c | 7 + ld/testsuite/ld-plugin/pr27311.d | 4 + ld/testsuite/ld-plugin/pr27311.ver | 3 + ld/testsuite/ld-plugin/pr27311a.c | 1 + ld/testsuite/ld-plugin/pr27311b.c | 1 + ld/testsuite/ld-plugin/pr27311c.c | 5 + ld/testsuite/ld-plugin/pr27311d.c | 5 + ld/testsuite/ld-powerpc/relbrlt.d | 46 +- ld/testsuite/ld-powerpc/relbrlt.s | 5 +- ld/testsuite/ld-powerpc/tlsexe.r | 13 - ld/testsuite/ld-powerpc/tlsexe32.r | 12 - ld/testsuite/ld-powerpc/tlsexe32no.r | 12 - ld/testsuite/ld-powerpc/tlsexeno.r | 13 - ld/testsuite/ld-powerpc/tlsexenors.r | 13 - ld/testsuite/ld-powerpc/tlsexers.r | 13 - ld/testsuite/ld-powerpc/tlsexetoc.r | 13 - ld/testsuite/ld-powerpc/tlsexetocrs.r | 13 - ld/testsuite/ld-powerpc/tlsget.d | 23 +- ld/testsuite/ld-powerpc/tlsget.wf | 4 +- ld/testsuite/ld-powerpc/tlsget2.d | 16 +- ld/testsuite/ld-powerpc/tlsget2.wf | 2 +- ld/testsuite/ld-powerpc/tlsso.r | 12 - ld/testsuite/ld-powerpc/tlsso32.r | 11 - ld/testsuite/ld-powerpc/tlstocso.r | 12 - .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-tic6x/tic6x.exp | 5 + ld/testsuite/ld-x86-64/bnd-plt-1.d | 4 +- ld/testsuite/ld-x86-64/pr19609-2a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-2b.d | 2 +- ld/testsuite/ld-x86-64/pr19609-4a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-4c.d | 2 +- ld/testsuite/ld-x86-64/pr19609-5d.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7c.d | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/x86-64.exp | 65 +- libctf/ChangeLog | 97 + libctf/Makefile.am | 6 +- libctf/Makefile.in | 91 +- libctf/configure | 91 +- libctf/configure.ac | 27 +- libctf/ctf-create.c | 193 +- libctf/ctf-dedup.c | 7 +- libctf/ctf-impl.h | 8 +- libctf/ctf-link.c | 34 +- libctf/ctf-lookup.c | 58 +- libctf/ctf-open.c | 21 +- libctf/ctf-string.c | 9 +- libctf/ctf-types.c | 8 +- libctf/testsuite/lib/ctf-lib.exp | 11 +- .../nonstatic-var-section-ld-executable.lk | 9 + .../nonstatic-var-section-ld-r-ctf.c | 9 + .../libctf-regression/nonstatic-var-section-ld-r.c | 73 + .../nonstatic-var-section-ld-r.lk | 7 + .../libctf-regression/nonstatic-var-section-ld.c | 76 + .../libctf-regression/nonstatic-var-section-ld.lk | 6 + libctf/testsuite/libctf-regression/pptrtab-a.c | 2 + libctf/testsuite/libctf-regression/pptrtab-b.c | 3 +- libctf/testsuite/libctf-regression/pptrtab.c | 10 +- .../type-add-unnamed-struct-ctf.c | 19 + .../libctf-regression/type-add-unnamed-struct.c | 72 + .../libctf-regression/type-add-unnamed-struct.lk | 3 + .../symtypetab-nonlinker-writeout.c | 218 + .../symtypetab-nonlinker-writeout.lk | 12 + opcodes/ChangeLog | 51 + opcodes/configure | 8 +- opcodes/configure.ac | 8 +- opcodes/i386-gen.c | 2 + opcodes/riscv-dis.c | 30 +- opcodes/riscv-opc.c | 1417 +- opcodes/tic54x-dis.c | 2 +- opcodes/tic54x-opc.c | 14 +- readline/readline/ChangeLog.gdb | 4 + readline/readline/input.c | 10 +- sim/ChangeLog | 55 +- sim/MAINTAINERS | 4 +- sim/Makefile.in | 14 + sim/README-HACKING | 14 +- sim/aarch64/ChangeLog | 9 + sim/aarch64/aclocal.m4 | 32 +- sim/aarch64/configure | 2347 +-- sim/aarch64/configure.ac | 2 +- sim/arm/ChangeLog | 9 + sim/arm/aclocal.m4 | 32 +- sim/arm/configure | 2347 +-- sim/arm/configure.ac | 2 +- sim/avr/ChangeLog | 17 + sim/avr/aclocal.m4 | 32 +- sim/avr/configure | 2347 +-- sim/avr/configure.ac | 2 +- sim/avr/interp.c | 7 - sim/bfin/ChangeLog | 17 + sim/bfin/aclocal.m4 | 33 +- sim/bfin/configure | 2369 +-- sim/bfin/configure.ac | 3 +- sim/bfin/interp.c | 7 - sim/bpf/ChangeLog | 19 + sim/bpf/aclocal.m4 | 32 +- sim/bpf/configure | 2347 +-- sim/bpf/configure.ac | 2 +- sim/bpf/decode-be.c | 70 +- sim/bpf/decode-le.c | 70 +- sim/bpf/mloop.in | 2 +- sim/common/ChangeLog | 82 + sim/common/Make-common.in | 11 +- sim/common/Makefile.in | 135 - sim/common/acinclude.m4 | 20 +- sim/common/aclocal.m4 | 15 - sim/common/cgen-accfp.c | 6 +- sim/common/cgen-trace.c | 2 +- sim/common/configure | 3718 ----- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/gennltvals.py | 232 + sim/common/gennltvals.sh | 101 - sim/common/gentvals.sh | 74 - sim/common/nltvals.def | 232 +- sim/common/sim-events.c | 58 + sim/common/sim-events.h | 11 + sim/common/sim-hw.c | 67 +- sim/common/sim-profile.c | 4 +- sim/common/sim-watch.c | 20 +- sim/common/sim-watch.h | 2 - sim/configure | 203 +- sim/configure.ac | 20 +- sim/configure.tgt | 3 + sim/cr16/ChangeLog | 9 + sim/cr16/aclocal.m4 | 32 +- sim/cr16/configure | 2347 +-- sim/cr16/configure.ac | 2 +- sim/cris/ChangeLog | 9 + sim/cris/aclocal.m4 | 32 +- sim/cris/configure | 2347 +-- sim/cris/configure.ac | 2 +- sim/d10v/ChangeLog | 9 + sim/d10v/aclocal.m4 | 32 +- sim/d10v/configure | 2347 +-- sim/d10v/configure.ac | 2 +- sim/erc32/ChangeLog | 13 + sim/erc32/aclocal.m4 | 32 +- sim/erc32/configure | 2347 +-- sim/erc32/configure.ac | 2 +- sim/erc32/interf.c | 6 + sim/frv/ChangeLog | 17 + sim/frv/aclocal.m4 | 32 +- sim/frv/configure | 2347 +-- sim/frv/configure.ac | 2 +- sim/frv/sim-if.c | 9 - sim/ft32/ChangeLog | 9 + sim/ft32/aclocal.m4 | 32 +- sim/ft32/configure | 2347 +-- sim/ft32/configure.ac | 2 +- sim/h8300/ChangeLog | 9 + sim/h8300/aclocal.m4 | 32 +- sim/h8300/configure | 2347 +-- sim/h8300/configure.ac | 2 +- sim/igen/ChangeLog | 17 + sim/igen/Makefile.in | 4 +- sim/igen/configure | 2338 +-- sim/igen/configure.ac | 7 +- sim/iq2000/ChangeLog | 17 + sim/iq2000/aclocal.m4 | 32 +- sim/iq2000/configure | 2347 +-- sim/iq2000/configure.ac | 2 +- sim/iq2000/sim-if.c | 9 - sim/lm32/ChangeLog | 9 + sim/lm32/aclocal.m4 | 32 +- sim/lm32/configure | 2347 +-- sim/lm32/configure.ac | 2 +- sim/m32c/ChangeLog | 13 + sim/m32c/aclocal.m4 | 32 +- sim/m32c/configure | 2347 +-- sim/m32c/configure.ac | 2 +- sim/m32c/gdb-if.c | 6 + sim/m32r/ChangeLog | 17 + sim/m32r/aclocal.m4 | 32 +- sim/m32r/configure | 2347 +-- sim/m32r/configure.ac | 2 +- sim/m32r/sim-if.c | 9 - sim/m68hc11/ChangeLog | 32 + sim/m68hc11/aclocal.m4 | 32 +- sim/m68hc11/configure | 2357 +-- sim/m68hc11/configure.ac | 17 +- sim/m68hc11/dv-m68hc11.c | 1 + sim/m68hc11/dv-m68hc11tim.c | 2 +- sim/m68hc11/interp.c | 4 +- sim/m68hc11/m68hc11_sim.c | 14 +- sim/mcore/ChangeLog | 9 + sim/mcore/aclocal.m4 | 32 +- sim/mcore/configure | 2347 +-- sim/mcore/configure.ac | 2 +- sim/microblaze/ChangeLog | 9 + sim/microblaze/aclocal.m4 | 32 +- sim/microblaze/configure | 2347 +-- sim/microblaze/configure.ac | 2 +- sim/mips/ChangeLog | 17 + sim/mips/aclocal.m4 | 32 +- sim/mips/configure | 2347 +-- sim/mips/configure.ac | 2 +- sim/mips/interp.c | 2 - sim/mn10300/ChangeLog | 18 +- sim/mn10300/aclocal.m4 | 32 +- sim/mn10300/configure | 2347 +-- sim/mn10300/configure.ac | 2 +- sim/mn10300/interp.c | 2 - sim/moxie/ChangeLog | 23 + sim/moxie/aclocal.m4 | 32 +- sim/moxie/configure | 2346 +-- sim/moxie/configure.ac | 3 +- sim/moxie/interp.c | 5 +- sim/msp430/ChangeLog | 9 + sim/msp430/aclocal.m4 | 32 +- sim/msp430/configure | 2347 +-- sim/msp430/configure.ac | 2 +- sim/or1k/ChangeLog | 14 + sim/or1k/aclocal.m4 | 32 +- sim/or1k/configure | 2341 +-- sim/or1k/configure.ac | 2 +- sim/or1k/decode.c | 114 +- sim/ppc/ChangeLog | 18 + sim/ppc/Makefile.in | 11 +- sim/ppc/aclocal.m4 | 18 + sim/ppc/configure | 2332 +-- sim/ppc/configure.ac | 5 +- sim/pru/ChangeLog | 9 + sim/pru/aclocal.m4 | 32 +- sim/pru/configure | 2347 +-- sim/pru/configure.ac | 2 +- sim/riscv/ChangeLog | 20 + sim/riscv/Makefile.in | 30 + sim/riscv/aclocal.m4 | 113 + sim/{aarch64 => riscv}/config.in | 0 sim/riscv/configure | 14342 +++++++++++++++++++ sim/riscv/configure.ac | 28 + sim/riscv/interp.c | 153 + sim/riscv/machs.c | 125 + sim/riscv/machs.h | 45 + sim/riscv/model_list.def | 9 + sim/riscv/sim-main.c | 1220 ++ sim/riscv/sim-main.h | 86 + sim/rl78/ChangeLog | 13 + sim/rl78/aclocal.m4 | 32 +- sim/rl78/configure | 2347 +-- sim/rl78/configure.ac | 2 +- sim/rl78/gdb-if.c | 6 + sim/rx/ChangeLog | 79 + sim/rx/aclocal.m4 | 32 +- sim/rx/configure | 2258 +-- sim/rx/configure.ac | 3 +- sim/rx/cpu.h | 2 +- sim/rx/err.c | 11 +- sim/rx/fpu.c | 2 +- sim/rx/gdb-if.c | 14 +- sim/rx/load.c | 3 +- sim/rx/mem.c | 18 +- sim/rx/mem.h | 4 +- sim/rx/reg.c | 14 +- sim/rx/rx.c | 6 +- sim/rx/syscalls.c | 7 +- sim/rx/trace.c | 9 +- sim/sh/ChangeLog | 9 + sim/sh/aclocal.m4 | 32 +- sim/sh/configure | 2347 +-- sim/sh/configure.ac | 2 +- sim/testsuite/ChangeLog | 45 + sim/testsuite/Makefile.in | 9 +- sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/bfin/ChangeLog | 374 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/bfin/s21.s | 297 + sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/configure | 3264 ----- sim/testsuite/configure.ac | 32 - sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/cris/ChangeLog | 204 + sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/cris/c/c.exp | 253 + sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/{sim => }/cris/c/readlink4.c | 0 sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/cris/hw/rv-n-cris/rvc.exp | 249 + sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/d10v-elf/ChangeLog | 139 - sim/testsuite/d10v-elf/Makefile.in | 180 - sim/testsuite/d10v-elf/configure | 2984 ---- sim/testsuite/d10v-elf/configure.ac | 18 - sim/testsuite/d10v-elf/exit47.s | 4 - sim/testsuite/d10v-elf/hello.s | 5 - sim/testsuite/d10v-elf/loop.s | 6 - sim/testsuite/d10v-elf/t-ae-ld-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-id.s | 15 - sim/testsuite/d10v-elf/t-ae-ld-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-ld2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-is.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-is.s | 16 - sim/testsuite/d10v-elf/t-dbt.s | 33 - sim/testsuite/d10v-elf/t-ld-st.s | 32 - sim/testsuite/d10v-elf/t-mac.s | 71 - sim/testsuite/d10v-elf/t-macros.i | 233 - sim/testsuite/d10v-elf/t-mod-ld-pre.s | 126 - sim/testsuite/d10v-elf/t-msbu.s | 28 - sim/testsuite/d10v-elf/t-mulxu.s | 28 - sim/testsuite/d10v-elf/t-mvtac.s | 19 - sim/testsuite/d10v-elf/t-mvtc.s | 129 - sim/testsuite/d10v-elf/t-rac.s | 16 - sim/testsuite/d10v-elf/t-rachi.s | 28 - sim/testsuite/d10v-elf/t-rdt.s | 18 - sim/testsuite/d10v-elf/t-rep.s | 45 - sim/testsuite/d10v-elf/t-rie-xx.s | 12 - sim/testsuite/d10v-elf/t-rte.s | 18 - sim/testsuite/d10v-elf/t-sac.s | 23 - sim/testsuite/d10v-elf/t-sachi.s | 22 - sim/testsuite/d10v-elf/t-sadd.s | 38 - sim/testsuite/d10v-elf/t-slae.s | 39 - sim/testsuite/d10v-elf/t-sp.s | 17 - sim/testsuite/d10v-elf/t-sub.s | 42 - sim/testsuite/d10v-elf/t-sub2w.s | 57 - sim/testsuite/d10v-elf/t-subi.s | 39 - sim/testsuite/d10v-elf/t-trap.s | 5 - sim/testsuite/d10v/ChangeLog | 144 + sim/testsuite/d10v/allinsn.exp | 17 + sim/testsuite/d10v/exit47.s | 8 + sim/testsuite/d10v/hello.s | 8 + sim/testsuite/d10v/t-ae-ld-d.s | 17 + sim/testsuite/d10v/t-ae-ld-i.s | 20 + sim/testsuite/d10v/t-ae-ld-id.s | 19 + sim/testsuite/d10v/t-ae-ld-im.s | 20 + sim/testsuite/d10v/t-ae-ld-ip.s | 20 + sim/testsuite/d10v/t-ae-ld2w-d.s | 17 + sim/testsuite/d10v/t-ae-ld2w-i.s | 20 + sim/testsuite/d10v/t-ae-ld2w-id.s | 18 + sim/testsuite/d10v/t-ae-ld2w-im.s | 20 + sim/testsuite/d10v/t-ae-ld2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st-d.s | 17 + sim/testsuite/d10v/t-ae-st-i.s | 20 + sim/testsuite/d10v/t-ae-st-id.s | 18 + sim/testsuite/d10v/t-ae-st-im.s | 20 + sim/testsuite/d10v/t-ae-st-ip.s | 20 + sim/testsuite/d10v/t-ae-st-is.s | 20 + sim/testsuite/d10v/t-ae-st2w-d.s | 17 + sim/testsuite/d10v/t-ae-st2w-i.s | 20 + sim/testsuite/d10v/t-ae-st2w-id.s | 18 + sim/testsuite/d10v/t-ae-st2w-im.s | 20 + sim/testsuite/d10v/t-ae-st2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st2w-is.s | 20 + sim/testsuite/d10v/t-dbt.s | 38 + sim/testsuite/d10v/t-ld-st.s | 36 + sim/testsuite/d10v/t-mac.s | 75 + sim/testsuite/d10v/t-macros.i | 235 + sim/testsuite/d10v/t-mod-ld-pre.s | 126 + sim/testsuite/d10v/t-msbu.s | 32 + sim/testsuite/d10v/t-mulxu.s | 32 + sim/testsuite/d10v/t-mvtac.s | 23 + sim/testsuite/d10v/t-mvtc.s | 134 + sim/testsuite/d10v/t-rac.s | 20 + sim/testsuite/d10v/t-rachi.s | 32 + sim/testsuite/d10v/t-rdt.s | 23 + sim/testsuite/d10v/t-rep.s | 49 + sim/testsuite/d10v/t-rie-xx.s | 16 + sim/testsuite/d10v/t-rte.s | 22 + sim/testsuite/d10v/t-sac.s | 27 + sim/testsuite/d10v/t-sachi.s | 26 + sim/testsuite/d10v/t-sadd.s | 42 + sim/testsuite/d10v/t-slae.s | 43 + sim/testsuite/d10v/t-sp.s | 21 + sim/testsuite/d10v/t-sub.s | 46 + sim/testsuite/d10v/t-sub2w.s | 61 + sim/testsuite/d10v/t-subi.s | 43 + sim/testsuite/d10v/t-trap.s | 10 + sim/testsuite/frv-elf/ChangeLog | 48 - sim/testsuite/frv-elf/Makefile.in | 158 - sim/testsuite/frv-elf/cache.s | 164 - sim/testsuite/frv-elf/configure | 2984 ---- sim/testsuite/frv-elf/configure.ac | 18 - sim/testsuite/frv-elf/exit47.s | 5 - sim/testsuite/frv-elf/grloop.s | 10 - sim/testsuite/frv-elf/hello.s | 16 - sim/testsuite/frv-elf/loop.s | 2 - sim/testsuite/frv/ChangeLog | 82 + sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/frv/cache.ms | 168 + sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/frv/exit47.ms | 11 + sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/frv/grloop.ms | 13 + sim/testsuite/frv/hello.ms | 19 + sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/frv/misc.exp | 19 + sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/lib/sim-defs.exp | 23 +- sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/m32r-elf/ChangeLog | 18 - sim/testsuite/m32r-elf/Makefile.in | 156 - sim/testsuite/m32r-elf/configure | 2984 ---- sim/testsuite/m32r-elf/configure.ac | 18 - sim/testsuite/m32r-elf/exit47.s | 7 - sim/testsuite/m32r-elf/hello.s | 17 - sim/testsuite/m32r-elf/loop.s | 2 - sim/testsuite/m32r/ChangeLog | 126 + sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/m32r/exit47.ms | 11 + sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/mips64el-elf/ChangeLog | 19 - sim/testsuite/mips64el-elf/Makefile.in | 170 - sim/testsuite/mips64el-elf/configure | 2984 ---- sim/testsuite/mips64el-elf/configure.ac | 18 - sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/riscv/ChangeLog | 3 + sim/testsuite/riscv/allinsn.exp | 15 + sim/testsuite/riscv/pass.s | 7 + sim/testsuite/riscv/testutils.inc | 52 + sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/sim/bfin/ChangeLog | 370 - sim/testsuite/sim/bfin/s21.s | 298 - sim/testsuite/sim/cris/ChangeLog | 197 - sim/testsuite/sim/cris/c/c.exp | 248 - sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp | 249 - sim/testsuite/sim/frv/ChangeLog | 76 - sim/testsuite/sim/m32r/ChangeLog | 122 - sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 sim/v850/ChangeLog | 28 +- sim/v850/aclocal.m4 | 32 +- sim/v850/configure | 2168 +-- sim/v850/configure.ac | 3 +- sim/v850/interp.c | 2 - sim/v850/simops.c | 3 +- 4224 files changed, 58207 insertions(+), 105880 deletions(-) delete mode 100644 gas/config/te-symbian.h delete mode 100644 gas/testsuite/gas/all/byte.d delete mode 100644 gas/testsuite/gas/all/byte.l delete mode 100644 gas/testsuite/gas/all/byte.s create mode 100644 gas/testsuite/gas/all/pr27381.d create mode 100644 gas/testsuite/gas/all/pr27381.err create mode 100644 gas/testsuite/gas/all/pr27381.s create mode 100644 gas/testsuite/gas/all/pr27384.d create mode 100644 gas/testsuite/gas/all/pr27384.err create mode 100644 gas/testsuite/gas/all/pr27384.s create mode 100644 gas/testsuite/gas/elf/pr27228.d create mode 100644 gas/testsuite/gas/elf/pr27228.s create mode 100644 gas/testsuite/gas/elf/pr27355.d create mode 100644 gas/testsuite/gas/elf/pr27355.err create mode 100644 gas/testsuite/gas/elf/pr27355.s delete mode 100644 gas/testsuite/gas/elf/warn-2.s create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 gas/testsuite/gas/nios2/relax.d create mode 100644 gas/testsuite/gas/nios2/relax.s delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-32.d delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-64.d delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns.s delete mode 100644 gdb/arm-symbian-tdep.c create mode 100644 gdb/testsuite/gdb.ada/local-enum.exp create mode 100644 gdb/testsuite/gdb.ada/local-enum/local.adb create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.S create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.exp create mode 100644 gdb/testsuite/gdb.base/inferior-noarg.c create mode 100644 gdb/testsuite/gdb.base/inferior-noarg.exp create mode 100644 gdb/testsuite/gdb.base/maint-info-sections.exp create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-step-out-of-function-no-stmt.c create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-step-out-of-function-no-stmt.exp create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.c create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.exp create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-sec-offset.c create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-sec-offset.exp create mode 100644 gdb/testsuite/gdb.dwarf2/rnglists-multiple-cus.exp create mode 100644 gdb/testsuite/gdb.dwarf2/rnglists-sec-offset.exp create mode 100644 gdb/testsuite/gdb.fortran/allocated.exp create mode 100644 gdb/testsuite/gdb.fortran/allocated.f90 create mode 100644 gdb/testsuite/gdb.fortran/lbound-ubound.F90 create mode 100644 gdb/testsuite/gdb.fortran/lbound-ubound.exp create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.c create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.exp create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.py create mode 100644 gdb/testsuite/gdb.threads/attach-non-stop.c create mode 100644 gdb/testsuite/gdb.threads/attach-non-stop.exp create mode 100644 gdb/testsuite/gdb.threads/detach-step-over.c create mode 100644 gdb/testsuite/gdb.threads/detach-step-over.exp create mode 100644 gdb/testsuite/gdb.tui/scroll.exp create mode 100644 gdb/tui/tui-location.c create mode 100644 gdb/tui/tui-location.h create mode 100644 gdb/unittests/gdb_tilde_expand-selftests.c create mode 100644 gnulib/import/basename-lgpl.h create mode 100644 gnulib/import/eloop-threshold.h create mode 100644 gnulib/import/free.c create mode 100644 gnulib/import/idx.h delete mode 100644 gnulib/import/localtime-buffer.c delete mode 100644 gnulib/import/localtime-buffer.h create mode 100644 gnulib/import/m4/clock_time.m4 delete mode 100644 gnulib/import/m4/dirname.m4 create mode 100644 gnulib/import/m4/free.m4 delete mode 100644 gnulib/import/m4/inttypes-pri.m4 delete mode 100644 gnulib/import/m4/localtime-buffer.m4 create mode 100644 gnulib/import/m4/pid_t.m4 create mode 100644 gnulib/import/m4/pipe.m4 create mode 100644 gnulib/import/malloc/scratch_buffer_dupfree.c create mode 100644 gnulib/import/pipe.c create mode 100644 include/gdb/sim-riscv.h create mode 100644 intl/plural-config.h delete mode 100644 ld/emulparams/armsymbian.sh create mode 100644 ld/emulparams/x86-report-relative.sh delete mode 100644 ld/scripttempl/armbpabi.sc delete mode 100644 ld/testsuite/ld-arm/symbian-seg1.d delete mode 100644 ld/testsuite/ld-arm/symbian-seg1.s create mode 100644 ld/testsuite/ld-elf/pr27259.d create mode 100644 ld/testsuite/ld-elf/pr27259.s create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-plugin/pr15146.d create mode 100644 ld/testsuite/ld-plugin/pr15146a.c create mode 100644 ld/testsuite/ld-plugin/pr15146b.c copy binutils/testsuite/binutils-all/empty => ld/testsuite/ld-plugin/pr15146c.c (100%) create mode 100644 ld/testsuite/ld-plugin/pr15146d.c create mode 100644 ld/testsuite/ld-plugin/pr27311.d create mode 100644 ld/testsuite/ld-plugin/pr27311.ver create mode 100644 ld/testsuite/ld-plugin/pr27311a.c create mode 100644 ld/testsuite/ld-plugin/pr27311b.c create mode 100644 ld/testsuite/ld-plugin/pr27311c.c create mode 100644 ld/testsuite/ld-plugin/pr27311d.c create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-exe [...] create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r-ctf.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r.lk create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld.lk create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct-ctf.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.lk create mode 100644 libctf/testsuite/libctf-writable/symtypetab-nonlinker-writeout.c create mode 100644 libctf/testsuite/libctf-writable/symtypetab-nonlinker-writeout.lk delete mode 100644 sim/common/Makefile.in delete mode 100644 sim/common/aclocal.m4 delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac create mode 100755 sim/common/gennltvals.py delete mode 100755 sim/common/gennltvals.sh delete mode 100755 sim/common/gentvals.sh create mode 100644 sim/riscv/ChangeLog create mode 100644 sim/riscv/Makefile.in create mode 100644 sim/riscv/aclocal.m4 copy sim/{aarch64 => riscv}/config.in (100%) create mode 100755 sim/riscv/configure create mode 100644 sim/riscv/configure.ac create mode 100644 sim/riscv/interp.c create mode 100644 sim/riscv/machs.c create mode 100644 sim/riscv/machs.h create mode 100644 sim/riscv/model_list.def create mode 100644 sim/riscv/sim-main.c create mode 100644 sim/riscv/sim-main.h rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) create mode 100644 sim/testsuite/bfin/ChangeLog rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) create mode 100644 sim/testsuite/bfin/s21.s rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) delete mode 100755 sim/testsuite/configure delete mode 100644 sim/testsuite/configure.ac rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) create mode 100644 sim/testsuite/cris/ChangeLog rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) create mode 100644 sim/testsuite/cris/c/c.exp rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink4.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) create mode 100644 sim/testsuite/cris/hw/rv-n-cris/rvc.exp rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) delete mode 100644 sim/testsuite/d10v-elf/ChangeLog delete mode 100644 sim/testsuite/d10v-elf/Makefile.in delete mode 100755 sim/testsuite/d10v-elf/configure delete mode 100644 sim/testsuite/d10v-elf/configure.ac delete mode 100644 sim/testsuite/d10v-elf/exit47.s delete mode 100644 sim/testsuite/d10v-elf/hello.s delete mode 100644 sim/testsuite/d10v-elf/loop.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-is.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-is.s delete mode 100644 sim/testsuite/d10v-elf/t-dbt.s delete mode 100644 sim/testsuite/d10v-elf/t-ld-st.s delete mode 100644 sim/testsuite/d10v-elf/t-mac.s delete mode 100644 sim/testsuite/d10v-elf/t-macros.i delete mode 100644 sim/testsuite/d10v-elf/t-mod-ld-pre.s delete mode 100644 sim/testsuite/d10v-elf/t-msbu.s delete mode 100644 sim/testsuite/d10v-elf/t-mulxu.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtac.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtc.s delete mode 100644 sim/testsuite/d10v-elf/t-rac.s delete mode 100644 sim/testsuite/d10v-elf/t-rachi.s delete mode 100644 sim/testsuite/d10v-elf/t-rdt.s delete mode 100644 sim/testsuite/d10v-elf/t-rep.s delete mode 100644 sim/testsuite/d10v-elf/t-rie-xx.s delete mode 100644 sim/testsuite/d10v-elf/t-rte.s delete mode 100644 sim/testsuite/d10v-elf/t-sac.s delete mode 100644 sim/testsuite/d10v-elf/t-sachi.s delete mode 100644 sim/testsuite/d10v-elf/t-sadd.s delete mode 100644 sim/testsuite/d10v-elf/t-slae.s delete mode 100644 sim/testsuite/d10v-elf/t-sp.s delete mode 100644 sim/testsuite/d10v-elf/t-sub.s delete mode 100644 sim/testsuite/d10v-elf/t-sub2w.s delete mode 100644 sim/testsuite/d10v-elf/t-subi.s delete mode 100644 sim/testsuite/d10v-elf/t-trap.s create mode 100644 sim/testsuite/d10v/ChangeLog create mode 100644 sim/testsuite/d10v/allinsn.exp create mode 100644 sim/testsuite/d10v/exit47.s create mode 100644 sim/testsuite/d10v/hello.s create mode 100644 sim/testsuite/d10v/t-ae-ld-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld-ip.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-d.s create mode 100644 sim/testsuite/d10v/t-ae-st-i.s create mode 100644 sim/testsuite/d10v/t-ae-st-id.s create mode 100644 sim/testsuite/d10v/t-ae-st-im.s create mode 100644 sim/testsuite/d10v/t-ae-st-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-is.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-is.s create mode 100644 sim/testsuite/d10v/t-dbt.s create mode 100644 sim/testsuite/d10v/t-ld-st.s create mode 100644 sim/testsuite/d10v/t-mac.s create mode 100644 sim/testsuite/d10v/t-macros.i create mode 100644 sim/testsuite/d10v/t-mod-ld-pre.s create mode 100644 sim/testsuite/d10v/t-msbu.s create mode 100644 sim/testsuite/d10v/t-mulxu.s create mode 100644 sim/testsuite/d10v/t-mvtac.s create mode 100644 sim/testsuite/d10v/t-mvtc.s create mode 100644 sim/testsuite/d10v/t-rac.s create mode 100644 sim/testsuite/d10v/t-rachi.s create mode 100644 sim/testsuite/d10v/t-rdt.s create mode 100644 sim/testsuite/d10v/t-rep.s create mode 100644 sim/testsuite/d10v/t-rie-xx.s create mode 100644 sim/testsuite/d10v/t-rte.s create mode 100644 sim/testsuite/d10v/t-sac.s create mode 100644 sim/testsuite/d10v/t-sachi.s create mode 100644 sim/testsuite/d10v/t-sadd.s create mode 100644 sim/testsuite/d10v/t-slae.s create mode 100644 sim/testsuite/d10v/t-sp.s create mode 100644 sim/testsuite/d10v/t-sub.s create mode 100644 sim/testsuite/d10v/t-sub2w.s create mode 100644 sim/testsuite/d10v/t-subi.s create mode 100644 sim/testsuite/d10v/t-trap.s delete mode 100644 sim/testsuite/frv-elf/ChangeLog delete mode 100644 sim/testsuite/frv-elf/Makefile.in delete mode 100644 sim/testsuite/frv-elf/cache.s delete mode 100755 sim/testsuite/frv-elf/configure delete mode 100644 sim/testsuite/frv-elf/configure.ac delete mode 100644 sim/testsuite/frv-elf/exit47.s delete mode 100644 sim/testsuite/frv-elf/grloop.s delete mode 100644 sim/testsuite/frv-elf/hello.s delete mode 100644 sim/testsuite/frv-elf/loop.s create mode 100644 sim/testsuite/frv/ChangeLog rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) create mode 100644 sim/testsuite/frv/cache.ms rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) create mode 100644 sim/testsuite/frv/exit47.ms rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) create mode 100644 sim/testsuite/frv/grloop.ms create mode 100644 sim/testsuite/frv/hello.ms rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) create mode 100644 sim/testsuite/frv/misc.exp rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) delete mode 100644 sim/testsuite/m32r-elf/ChangeLog delete mode 100644 sim/testsuite/m32r-elf/Makefile.in delete mode 100755 sim/testsuite/m32r-elf/configure delete mode 100644 sim/testsuite/m32r-elf/configure.ac delete mode 100644 sim/testsuite/m32r-elf/exit47.s delete mode 100644 sim/testsuite/m32r-elf/hello.s delete mode 100644 sim/testsuite/m32r-elf/loop.s create mode 100644 sim/testsuite/m32r/ChangeLog rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) create mode 100644 sim/testsuite/m32r/exit47.ms rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) delete mode 100644 sim/testsuite/mips64el-elf/ChangeLog delete mode 100644 sim/testsuite/mips64el-elf/Makefile.in delete mode 100755 sim/testsuite/mips64el-elf/configure delete mode 100644 sim/testsuite/mips64el-elf/configure.ac rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) create mode 100644 sim/testsuite/riscv/ChangeLog create mode 100644 sim/testsuite/riscv/allinsn.exp create mode 100644 sim/testsuite/riscv/pass.s create mode 100644 sim/testsuite/riscv/testutils.inc rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) delete mode 100644 sim/testsuite/sim/bfin/ChangeLog delete mode 100644 sim/testsuite/sim/bfin/s21.s delete mode 100644 sim/testsuite/sim/cris/ChangeLog delete mode 100644 sim/testsuite/sim/cris/c/c.exp delete mode 100644 sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp delete mode 100644 sim/testsuite/sim/frv/ChangeLog delete mode 100644 sim/testsuite/sim/m32r/ChangeLog rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO updated (37cf8bef -> 12d69fe0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-master-arm_eabi-coremark-O3-vs-O3_LTO in repository toolchain/ci/base-artifacts. discards 37cf8bef 0: init: binutils-gcc: -10 new 12d69fe0 0: update: binutils-gcc-newlib: -9 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (37cf8bef) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_stm32/gnu_eabi-maste [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 241 +- 02-prepare_abe/console.log | 434 +- 03-build_abe-binutils/console.log | 7008 ++++++++++++++--- 04-build_abe-stage1/console.log | 133 + .../console.log | 26 +- 11-update_baseline/console.log | 0 12-update_baseline/console.log | 36 + console.log | 7868 +++++++++++++++++--- jenkins/manifest.sh | 23 +- results | 2 + 10 files changed, 13337 insertions(+), 2434 deletions(-) create mode 100644 04-build_abe-stage1/console.log rename {10-check_regression => 11-check_regression}/console.log (56%) delete mode 100644 11-update_baseline/console.log create mode 100644 12-update_baseline/console.log -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_O3 updated (b90c8de5d62 -> 757deaa9371)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_O3 in repository toolchain/ci/gcc. from b90c8de5d62 Daily bump. adds 3bc79d7b5d2 Fortran: Fix ICE after error regression [PR99060]. adds 9d3b9a3e70e Fortran: Fix calls to associate name typebound subroutines [...] adds 15278fb2877 Fix -freorder-blocks-and-partition glitch with Windows SEH adds 60dbb46b5b3 c++: Endless loop with targ deduction in member tmpl [PR95888] adds e3f74f955aa Daily bump. adds 031e9720746 c++: generic lambda, fn* conv, empty class [PR98326] adds 86d8ecf28e6 c++: consteval and explicit instantiation [PR96905] adds f248468b309 Fortran: Fix rank of assumed-rank array [PR99043] adds d5021162cf3 libgfortran: Fix PR95647 by changing the interfaces of oper [...] adds 757deaa9371 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 6 +++ gcc/DATESTAMP | 2 +- gcc/config/i386/winnt.c | 4 ++ gcc/cp/ChangeLog | 21 ++++++++++ gcc/cp/cp-gimplify.c | 12 ++++++ gcc/cp/pt.c | 17 +++++++- gcc/fortran/ChangeLog | 28 +++++++++++++ gcc/fortran/match.c | 14 +++++-- gcc/fortran/primary.c | 12 ++++-- gcc/fortran/trans-expr.c | 5 ++- gcc/testsuite/ChangeLog | 48 ++++++++++++++++++++++ gcc/testsuite/g++.dg/cpp1y/lambda-generic-empty1.C | 9 ++++ gcc/testsuite/g++.dg/cpp2a/consteval-expinst1.C | 20 +++++++++ gcc/testsuite/g++.dg/template/deduce10.C | 23 +++++++++++ gcc/testsuite/g++.dg/template/deduce9.C | 23 +++++++++++ gcc/testsuite/gfortran.dg/assumed_rank_20.f90 | 36 ++++++++++++++++ gcc/testsuite/gfortran.dg/ieee/ieee_12.f90 | 24 +++++++++++ gcc/testsuite/gfortran.dg/pr99060.f90 | 10 +++++ gcc/testsuite/gfortran.dg/typebound_call_32.f90 | 39 ++++++++++++++++++ libgfortran/ChangeLog | 6 +++ libgfortran/ieee/ieee_arithmetic.F90 | 9 ++-- 21 files changed, 352 insertions(+), 16 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-empty1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/consteval-expinst1.C create mode 100644 gcc/testsuite/g++.dg/template/deduce10.C create mode 100644 gcc/testsuite/g++.dg/template/deduce9.C create mode 100644 gcc/testsuite/gfortran.dg/assumed_rank_20.f90 create mode 100644 gcc/testsuite/gfortran.dg/ieee/ieee_12.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr99060.f90 create mode 100644 gcc/testsuite/gfortran.dg/typebound_call_32.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_O3 updated (98134994 -> a5d600ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_O3 in repository toolchain/ci/base-artifacts. discards 98134994 0: update: gcc-b90c8de5d6234047a73bf670d38928cfd7fd7079: 1 new a5d600ad 0: update: gcc-757deaa93710d64311c8791fcb36651448b560d3: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (98134994) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-arm-boot [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 16 +- 02-prepare_abe/console.log | 346 +- 04-build_abe-bootstrap_O3/console.log | 89356 ++++++++++++++++--------------- 05-check_regression/console.log | 4 +- 06-update_baseline/console.log | 4 +- console.log | 89738 ++++++++++++++++---------------- jenkins/manifest.sh | 10 +- 7 files changed, 89733 insertions(+), 89741 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tx1/llvm-release-aarch64-spec2k6-Oz updated (ef32c611aa21 -> 80581966771a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tx1/llvm-release-aarch64-spec2k6-Oz in repository toolchain/ci/llvm-project. omits ef32c611aa21 [tests] Revert unhelpful change from d73eed42d1dc omits 70919a46facc [tests] Speculative fix for buildbot breakage from c5f7c039efe7 omits 77d76b71d7df [libc++] Fix recursive instantiation in std::array. omits 76ceebb0d963 [DAGCombine] Check the uses of negated floating constant a [...] omits b294e611271a [PPCAsmPrinter] support 'L' output template for memory operands omits a110c3fc8cd9 [AArch64] Change AArch64 Windows EH UnwindHelp object to b [...] omits 69fb858731e8 [AArch64] Fix mismatch in prologue and epilogue for funcle [...] omits 04b0a4e22e3b Provide anchor for compiler extensions omits 43ca67c05d28 [RISCV] Fix incorrect FP base CFI offset for variable argu [...] omits 5fa1f1e9f44b [RISCV-V] Provide muldi3 builtin assembly implementation omits 249fef00d925 [RISCV64] Emit correct lib call for fp(float/double) to ui/si omits 71c14cd5aee7 [RISCV] Fix passing two floating-point values in complex s [...] omits f8e49af4f1ad [LegalizeTypes][RISCV] Correctly sign-extend comparison fo [...] omits 9bf7ca2c92a8 [RISCV] Fix sysroot tests without GCC on RISC-V hosts with GCC omits d24d5c8e308e fixed broken test after cherry pick omits 72bff7855d8c [X86] Add an Unoptimized Load Value Injection (LVI) Load H [...] omits 8aa8abae349d [X86] Add Support for Load Hardening to Mitigate Load Valu [...] omits 363720c2b0f6 [X86] Add a Pass that builds a Condensed CFG for Load Valu [...] omits 1d8639336d96 [X86] Add tests to clang Driver to ensure that SLH/Retpoli [...] omits ac40e7a02efb [X86] Fix to X86LoadValueInjectionRetHardeningPass for pos [...] omits d758416a9152 Revert "[X86] Add a Pass that builds a Condensed CFG for L [...] omits 5bc4d476f344 Revert "[X86] Add Support for Load Hardening to Mitigate L [...] omits 2530f4e0ce44 [X86] Add Support for Load Hardening to Mitigate Load Valu [...] omits e3ba468fc3c1 [X86] Add a Pass that builds a Condensed CFG for Load Valu [...] omits 6a4589599d74 [X86] Add RET-hardening Support to mitigate Load Value Inj [...] omits 071acfdd4694 [X86] Add Indirect Thunk Support to X86 to mitigate Load V [...] omits a09ebfdafb9d [X86] Refactor X86IndirectThunks.cpp to Accommodate Mitiga [...] omits fe73b9416dea [X86][NFC] Generalize the naming of "Retpoline Thunks" and [...] omits 34f7e00333ac Move RDF from Hexagon to Codegen omits f9da0a7f36f7 [Driver] Support -fsanitize=shadow-call-stack and cfi-ical [...] omits 1a25347f574f [Driver] Support -fsanitize=shadow-call-stack on aarch64_be omits be4501f6e487 [InstCombine] prevent infinite loop with sub/abs of consta [...] omits 28a6713e107c [ManagedStatic] Fix build errors with clang-tblgen in Debu [...] omits 5ccc104c206c [compiler-rt] Reduce the number of threads in gcov test to [...] omits caa755f90e37 [BasicAA] Make BasicAA a cfg pass. omits 1f3be0e9b7b4 [PowerPC] Do not assume operand of ADDI is an immediate omits f5bad9cac5d3 [BPF] fix incorrect type in BPFISelDAGToDAG readonly load [...] omits 0777c907268a Make LLVM_APPEND_VC_REV=OFF affect clang, lld, and lldb as well. omits 97065683c6a9 [clangd] Fix DocumentOutline for concepts omits c69ed62ea195 [BPF] fix a bug for BTF pointee type pruning omits 177a9ac3c6bc [PowerPC] Unaligned FP default should apply to scalars only omits 8f299fd2cff7 Fixed false ThinLTO cache misses problem (PR 45819). omits a8eb6a5db7f9 [PowerPC] Treat 'Z' inline asm constraint as a true memory [...] omits eac91d586401 [PowerPC] Prevent legalization loop from promoting SELECT_ [...] omits 1abba52044dd [PowerPC] Add missing handling for half precision omits 3428405fc4ec [PowerPC] Add support for vmsumudm omits 6f71678ecd29 Make Polly tests dependencies explicit omits 3ca8b23cf5b9 Fix spurious warning in ExtensionDependencies.inc [nfc] omits 576559ed5d08 Use components instead of libraries in Polly linkage step omits 2f6b23d4d00c Do not declare compiler extension member as const omits 5f510e51dd4e Update compiler extension integration into the build system omits 0c05269e0232 [nfc] Cleanup extension header generation omits 4b932da77db7 Fix compiler extension in standalone mode omits 7831c48b0667 Fix standalone build interaction with compiler extension omits f14919564d85 Fix integration of pass plugins with llvm dylib omits 783f5c6c5e2a Fix alignment of thunks for ARM/ARM64 omits f5a9c661a356 [AARch64] Add Marvell ThunderX3T110 support omits 320907788da9 [X86] make sure POP has implicit def/use of stack pointer [...] omits dc94773a91c8 [ELF] Don't cause assertion failure if --dynamic-list or - [...] omits 4d0626a822be [IndVarSimplify][LoopUtils] Avoid TOCTOU/ordering issues ( [...] omits bf89c5aeb891 [AArch64] Fix BTI instruction emission. omits aab506959716 [AArch64] Fix BTI landing pad generation. omits b980cc1cd320 [lld][ELF] Mark empty NOLOAD output sections SHT_NOBITS in [...] omits a85165ccb9cf [ELF][test] Make tests less address sensitive and delete r [...] omits ea65b89665c7 [X86] Fold undef elts to 0 in getTargetVShiftByConstNode. omits 0f99a730e3bf [X86] Teach combineVectorShiftImm to constant fold undef e [...] omits 756b482c69be lit googletest.py: Don't raise StopIteration in generator omits 3c2f0cf15bc0 [clangd] Use printf instead of `echo -e` to be compliant w [...] omits 6fcb9ab5b496 [clangd] Disable dependency-output lit test on windows omits 2dc664d578f0 ValueMapper does not preserve inline assembly dialect when [...] omits 56c6099f2384 [X86] Add x, t and g modifiers for inline asm omits b6efa2365812 [clangd] Preserve -nostdinc and --sysroot when calling que [...] omits c90082432021 [clangd] Fix a crash for accessing a null template decl re [...] omits 0530e2a811b0 [Syntax] Merge overlapping top-level macros in TokenBuffer omits 41c5efc3f2f2 [Syntax] Simplify TokenCollector::Builder, use captured ex [...] omits 230b872c290d [clangd] Increase stack size of the new threads on macOS omits d623a06a8247 [clangd] Make use of SourceOrder to find first initializer [...] omits cb89646a4a88 [clangd] Filter pch related flags coming from the user omits 357e79c28957 [clangd] Fix early selection for non-vardecl declarators omits 52f2d6d4b20d [clangd] Disable all dependency outputs omits 30d05b898c6e [clangd][Hover] Handle uninstantiated default args omits 3f4a753f5973 [clang] Fix crash on visiting null nestedNameSpecifier. omits d942a81c71a3 PR45063: Fix crash on invalid processing an elaborated cla [...] omits cbc9b92df458 [clang] Persist Attr::IsPackExpansion into the PCH omits 38f995e4cb4c [clangd] Don't assert when completing a lambda variable in [...] omits cd477e7fdbf7 [clangd] Fix modernize-loop-convert "multiple diag in flig [...] omits 85a2d23d963a [clangd] Add the missing elaborated types in FindTarget. omits 7918dbda2988 [clangd] Handle the missing injectedClassNameType in targetDecl. omits 2378a6e4f136 [clangd] Fix null check in FindTarget. omits a634a80615b1 Don't jump to landing pads in Control Flow Optimizer omits f79cd71e145c [arm] Add big-endian version of pcrel fixups for adr instructions omits f3164f752708 [ARM] Only produce qadd8b under hasV6Ops omits 3de89abf189e [PowerPC] Do not attempt to reuse load for 64-bit FP_TO_UI [...] omits 17d0ddd522bf [WebAssembly] Add section names for some DWARF5 sections omits 4b2f37b2202e [clang] fix undefined behaviour in RawComment::getFormattedText() omits d9160ff3e926 [globalopt] Don't emit DWARF fragments for members of a st [...] omits bace7beb530d Backport 4878aa36d4a [ValueLattice] Add new state for unde [...] omits 4a89d0de5e9d Enable IBT(Indirect Branch Tracking) in JIT with CET(Contr [...] omits bf1f5caf2028 CET for Exception Handle omits 964da8185568 PR45350: Handle unsized array CXXConstructExprs in constan [...] omits aba4e3fa3bd0 [lldb] [PECOFF] Only use PECallFrameInfo on the one suppor [...] omits eaae6dfc5450 [CodeGen] fix inline builtin-related breakage from D78162 omits 3ab301b4d970 [CodeGen] only add nobuiltin to inline builtins if we'll e [...] omits f082d9180164 [profile] Don't crash when forking in several threads omits baeb500a8ca5 [clang-format] [PR45357] Fix issue found with operator spacing omits 7ae6db9cf0c0 clang-format: Fix pointer alignment for overloaded operato [...] omits db810b69f805 [libclang] Remove duplicate dependency on LLVMSupport omits bab8d1790a33 [MachineSink] Fix for breaking phi edges with instructions [...] omits 9c80516d3e3a PR45000: Let Sema::SubstParmVarDecl handle default args of [...] omits 1d1469ab6429 BPF: fix a CORE optimization bug omits 98f9f73f6d23 [Sema] Allow function attribute patchable_function_entry o [...] omits 8e7ae355ba97 [llvm-objcopy] Avoid invalid Sec.Offset after D79229 omits d4d4c6bf8341 [llvm-objcopy] -O binary: skip empty sections omits 060f2f815c4d github actions: Improve abi-compare check omits 9c5a83ed9bff libclc: cmake configure should depend on file list omits 2aa05933e072 Add GitHub action for running libclc tests omits 199494f512e9 libclc: Pass system libraries to the linker after llvm libraries omits e4312b950dd7 [Coroutines] Fix PR45130 omits 9cf9cf2a398c [Clang] Fix Hurd toolchain test on a two-stage build with ThinLTO omits efeb1cead5b5 Add GitHub action for running lldb tests omits d2071b8fcdc5 Revert "Re-land [MC] Fix quadratic behavior in addPendingLabel" omits aa97472d211d Re-land [MC] Fix quadratic behavior in addPendingLabel omits b11ecd196540 [PowerPC] Don't generate ST_VSR_SCAL_INT if power8-vector [...] omits 66cfbf17a185 [PowerPC] Fix test for PR45297 to adapt build without asse [...] omits 40633cc752a4 [PowerPC] Enhance test for PR45297. NFC. omits 5086fa033344 [PowerPC] Pre-commit reduced test case for PR45297. NFC. omits 92d5c1be9ee9 [PowerPC] Update alignment for ReuseLoadInfo in LowerFP_TO [...] omits 6196695ec581 [CodeView] Align type records on 4-bytes when emitting PDBs omits cc6e51a14149 add release notes for ffp-model and ffp-exception-behavior omits ef7dbe6de65b [X86][SSE] combineX86ShufflesConstants - early out for zer [...] omits 5fbba36cbe93 [SimplifyCFG] Skip merging return blocks if it would brea [...] omits 71c3f57326cf [ELF] Allow SHF_LINK_ORDER and non-SHF_LINK_ORDER to be mixed omits b2881de649ca [ELF][test] Improve linkerscript/linkorder.s omits b6ccc88d575c [ELF][test] Rename SHF_LINK_ORDER related "metadata" to "l [...] omits e3ac79a64905 Teach TreeTransform to substitute into resolved TemplateAr [...] omits 321d929774c6 [DAGCombine] Fix splitting indexed loads in ForwardStoreVa [...] omits edbe962459da [COFF] Don't treat DWARF sections as GC roots omits 47e68d864420 [CodeGen] Fix sinking local values in lpads with phis omits 68cd4f72beae Use FinishThunk to finish musttail thunks omits 1feb33299961 Add yaml defintions for CI tests with GitHub Actions omits 4822f2a61547 Bump version to 10.0.1 omits 50d7e5d5e7db [llvm-objcopy] Improve tool selection logic to recognize l [...] omits 489a7356cca3 [ELF] Fix a null pointer dereference when --emit-relocs an [...] omits d32170dbd5b0 [CUDA] Warn about unsupported CUDA SDK version only if it's used. omits 2476548dd5ff clang/release notes: s/Subversion/git/ omits 35627038123b [Concepts] Fix incorrect control flow when TryAnnotateType [...] omits a36a14b70f18 [Concepts] Fix incorrect DeclContext for transformed Requi [...] omits 5401d393f88b ../llvm/utils/update_test_checks.py --opt-binary bin/opt . [...] omits 623461b2ce42 [EarlyCSE] avoid crashing when detecting min/max/abs patte [...] omits cfa792458fc4 [Transforms] add phase ordering tests for min/max/abs; NFC omits 52c365aa9ca0 Revert "[Concepts] Fix incorrect DeclContext for transform [...] omits 26c762df6c48 Revert "[Concepts] Fix incorrect control flow when TryAnno [...] omits 135744ce6895 [Concepts] Fix incorrect control flow when TryAnnotateType [...] omits 9e0bd5ec03cb [Concepts] Fix incorrect DeclContext for transformed Requi [...] omits 39930d67fffb Add new website to release notes. omits b406eab88802 add a missing dash to the release notes omits aef96a6860c7 add a few new warnings to the 10.0 clang release notes omits 92f7aebe2d7e [Clang][Driver] In -fintegrated-cc1 mode, avoid crashing o [...] omits d9bd6e3c1943 PR45083: Mark statement expressions as being dependent if [...] omits 5e062819d5ad Revert "PR45083: Mark statement expressions as being depen [...] omits 5b5a111c6794 PR45124: Don't leave behind pending cleanups when declarin [...] omits 4e41127f04d7 [Concepts] Add constraints checks to isSameEntity omits 52cebc452d18 [Concepts] Add FoundDecl to ConceptSpecializationExpr seri [...] omits 7c18c2f709e9 [Concepts] Add null check for TemplateTypeParmType::getDec [...] omits edcd83a669b6 [mlir] NFC: Rename index_t to index_type omits 50eedc134a21 clang-format release notes: Document the improvement with [...] omits c290cb61fdca llvm docs: drop index.rst release version warning omits 3a843031a5ad PR45083: Mark statement expressions as being dependent if [...] omits bca373f73fc8 [clangd] DefineOutline won't copy virtual specifiers on methods omits 3ef42c184ac3 ReleaseNotes: Formatting and typo fixes. omits db366f91e5bc Revert "Reland "[gn build] (manually) merge 68a235d07f9e70"" omits 5f9211bc46fa Revert abb00753 "build: reduce CMake handling for zlib" (PR44780) omits 001c8aac80e3 Add C standard upgrade in clang-11 release note omits 1939a0f40c99 Minor ReleaseNotes fixes omits 0bf4795d0696 [WinEH] Fix inttoptr+phi optimization in presence of catchswitch omits 99e5b2ff9df5 clang-format: fix spacing in `operator const char*()` omits 6b16ce944fef Attempt to fix ZLIB CMake logic on Windows omits 917119e95aa1 [CMake] Link against ZLIB::ZLIB omits 499b1699621e [CMake] Use PUBLIC link mode for static libraries omits f5fd8a37c184 Try to fix WindowsManifest CMake logic on Windows omits 5405c262a4ab [llvm][Support][modulemap] Exclude WindowsSupport.h from t [...] omits dce2ef9e6421 [Polly][docs] Polly release notes. omits 4c6e58998596 ReleaseNotes: remove in-progress warnings, tidy up a bit omits 7f015d0d4f0b Re-generate docs omits 4ce4b0c36786 update clang-cl flag section in UsersManual.rst omits cef9526ce77d [gn build] Port a0f50d73163 omits 73c53e612aa1 build: process the libxml2 library path for embedding omits cd0926d087a8 No longer generate calls to *_finite omits 7cb682929128 SROA: Don't drop atomic load/store alignments (PR45010) omits daae05af2a5d llvm-ar: Fix MinGW compilation omits e705da06e22b [lld][ELF] Add some release notes omits 7af6fea2ddcb [ReleaseNotes] Add some items for clang omits e5cb70267e70 [ReleaseNotes] Add OpenCL release notes omits b65707e4818e [ReleaseNotes] Fix typos omits 6ff25fbe749e [ReleaseNotes] Mention -fmacro-prefix-map and -ffile-prefix-map. omits a8684e93a347 Revert "make -fmodules-codegen and -fmodules-debuginfo wor [...] omits 7e3ebf34eb03 [RISCV] Update RISC-V Release Notes for LLVM omits 38ee10d08cb5 [driver][darwin] Don't use -platform_version flag by defau [...] omits b2b41bc3b51a [InstCombine] foldShiftIntoShiftInAnotherHandOfAndInICmp() [...] omits ac293ede5e62 [NFC][InstCombine] Add shift amount reassociation in bitte [...] omits f115a88191c3 [InstCombine] reassociateShiftAmtsOfTwoSameDirectionShifts [...] omits 77e448c0d3a8 [NFC][InstCombine] Add shift amount reassociation miscompi [...] omits 3b6f4c544be4 [ReleaseNotes] Mention freeze instruction omits 8f2858eb0708 [ASTMatchers] HasNameMatcher handles `extern "C"` omits 058a8cd73f33 [MC][ARM] Resolve some pcrel fixups at assembly time (PR44929) omits 593a0dda7a68 [MemorySSA] Don't verify MemorySSA unless VerifyMemorySSA enabled omits 00f4618182ad Revert "[Polly][docs] Polly release notes." omits d7afdb596e86 [CMake] Default to static linking for subprojects. omits 5cfd30add460 [RISCV] Add Clang and LLVM Release Notes omits 456e9c2e14bc [ReleaseNotes] Mention new matrix intrinsics. omits 48d24465668b Revert "[LICM] Support hosting of dynamic allocas out of loops" omits f87cc45dffa0 Put microsoft template parameter shadow warning behind sep [...] omits 3abd9cd486d9 [Codegen] Revert rL354676/rL354677 and followups - introdu [...] omits 57a064f8dc83 Revert "[compiler-rt] Add a critical section when flushing [...] omits 6f4f4f2c8ce1 [remark][diagnostics] [codegen] Fix PR44896 omits 8b0df8e1ed68 [LoopRotate] Get and update MSSA only if available in lega [...] omits 0fe369ad5ff6 Strip preceeding -Xclang when stripping -fcolor-diagnostic [...] omits 002af0119286 [Polly][docs] Polly release notes. omits 668b8a4bcd01 [docs][WebAssembly] WebAssembly-specific release notes for 10.0. omits 1f6c9becd57a [docs] clangd release notes omits 2905a48c8790 Fix DfaEmitter::visitDfaState() crash in MSVC x86 debug bu [...] omits bbfdf4b81d60 build_llvm_package.bat: Produce zip files in addition to t [...] omits 3a11c86849c2 Add Control Flow Guard in Clang release notes. omits 882720b7ce33 Don't generate libcalls for wide shift on Windows ARM (PR42711) omits c6f940b745c6 Add llvm-cov to LLVM_TOOLCHAIN_TOOLS omits be9f8fdfd9af Add -debug-info-kind=constructor to clang release notes omits e82d1342bdff ReleaseNotes: Mention improved DWARF5 support in lldb omits f59839930716 ReleaseNotes: ARM and AArch64 omits 935ad4036ef6 ReleaseNotes: Attributor omits c1547fe5bc36 ReleaseNotes: OpenMP omits 7f447b44f4eb [docs] Add -Wmisleading-indentation to clang's release notes. omits 3a91c12e7aa4 [docs] Add some LLDB release notes omits da0fe2ade369 Filter callbr insts from critical edge splitting omits d75ce45777d9 Revert "[CMake] CheckAtomic.cmake: catch false positives i [...] omits 7a18790ae2f4 [libc++] Fix ABI break in __bit_reference. omits a572a8a147c7 [CMake] CheckAtomic.cmake: catch false positives in RISC-V omits 4bcdac8d7627 [RISCV] Correct the CallPreservedMask for the function cal [...] omits f004359106cf [windows] Add /Gw to compiler flags omits 5175565cf154 Add -std=c++20 flag, replace C++2a with C++20 throughout t [...] omits 5f76fcc9796e Fix unused function warning (PR44808) omits cab81521b5af Fix a buffer-size bug when the first DW_OP_piece is undefined omits 7751f0c19151 Add testing for DW_OP_piece and fix a bug with small Scala [...] omits d5f8656a68c2 [clangd] Make output order of allTargetDecls deterministic omits 222de784df45 [X86CmovConversion] Make heuristic for optimized cmov dept [...] omits a0fe9e051763 [SLPVectorizer] Do not assume extracelement idx is a ConstantInt. omits be45a5a4092d [CodeGen][Tests] Fix b3cf70427eb1e97d9b89ba6e9298c280c8a32c74 omits 2db1f7f59a27 Restore functionality of --sysroot on FreeBSD after b18cb9c47 omits 8de07c31c1aa Fix a -Wbitwise-conditional-parentheses warning in _LIBUNW [...] omits 3dee8be1c3fe llvm: Use quotes around MSVC_DIA_SDK_DIR CMake variable omits cd5006d09d0e PR44890: Inherit explicitly-specified template arguments i [...] omits 8dbe13ff509c [libcxx] Support Python 3.8 in the test suite omits f636e9feb9f0 [FPEnv][ARM] Don't call mutateStrictFPToFP when lowering omits b5d9a7e72faf [AArch64][FPenv] Update chain of int to fp conversion omits cbac41966b8f [ARM] Fix infinite loop when lowering STRICT_FP_EXTEND omits cff417cffd61 [FPEnv][AArch64] Add lowering of f128 STRICT_FSETCC omits 19f4aa2d0ad6 [FPEnv][ARM] Add lowering of STRICT_FSETCC and STRICT_FSETCCS omits fca6c5e5dbf2 [FPEnv][AArch64] Add lowering and instruction selection fo [...] omits a97c77ad1750 [FPEnv][AArch64] Add lowering and instruction selection fo [...] omits f87a0929c6bd Add lowering of STRICT_FSETCC and STRICT_FSETCCS omits 4f53867ec27b Drop git version suffix omits 0cffa939a7d8 Fix crash in InfinteLoopCheck omits da883d2c3b2f [clangd] Expose Code Completion score to the client omits 90c78073f73e Linker/module-max-warn.ll: Fix test to be compatible with [...] omits 9c9e46d786d0 [Clang] Limit -fintegrated-cc1 to only one TU omits e1b73356879b Fix a reentrance bug with deserializing ObjC type parameters. omits 808f8a632f8b Fix type-dependency of bitfields in templates omits b3cf70427eb1 [CodeGen] Fix the computation of the alignment of split stores. omits 6f692404a30d [Concepts] Add missing TPA commit to requires expression parsing omits 9fbd4ab395f7 [Concepts] Do not check constraints if not all template ar [...] omits 2804f355820e Fix an unused variable warning omits 533d98bdced6 [X86] Cast to __v4hi instead of __m64 in the implementatio [...] omits 4eb45a05a78f Revert "[DebugInfo] Remove some users of DBG_VALUEs IsIndi [...] omits 04d7337d69fa Revert "[DebugInfo][DAG] Distinguish different kinds of lo [...] omits c1701728b93b [DebugInfo] Re-instate LiveDebugVariables scope trimming omits 7a136d2768e2 [clang-tidy] Added check to disable bugprone-infinite-loop [...] omits b33830aea545 [OpenCL] Restrict addr space conversions in nested pointers omits d8a6deab7a84 Fix MSVC build with C++ EH enabled omits 3c94b2780126 [SystemZ] Bugfix in emitSelect() omits fd04cb43e1d8 [Clang][Driver] After default -fintegrated-cc1, make llvm: [...] omits aeba7ba9f3da Add SystemZ release notes omits dbe9c3a82dd7 [Support] Don't modify the current EH context during stack [...] omits 4e6ec0fff658 IR Linking: Support merging Warning+Max module metadata flags omits 699e2a6c5551 Prefer __vector over vector keyword for altivec omits f23caecc0901 ReleaseNotes / external projects: Zig omits 0e1c734fa5b8 Re-land "[Clang][Driver] Remove -M group options ..." and [...] omits 4759c6ef8b4a [Support] When using SEH, create a impl instance for Crash [...] omits 64515b35844b [analyzer] Add 10.0.0 release notes. omits 793d643f6d69 [Clang] Remove unused #pragma clang __debug handle_crash omits b8fead783fa1 [AArch64] Add option to enable/disable load-store renaming. omits b73942dbc144 AMDGPU/EG,CM: Implement fsqrt using recip(rsqrt(x)) instea [...] omits 84cda4cceabd [clang-tidy] Fix false positive for cppcoreguidelines-init [...] omits 8b8a4834a4b8 [X86] Use MVT::i8 instead of MVT::i64 for shift amount in [...] omits 3f4ba96a59a9 [BPF] disable ReduceLoadWidth during SelectionDag phase omits 720870ee60a2 [analyzer] Fix a couple of bugs in HTML report generation. omits e2c0c70101ae [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LI [...] omits a124bebdd5ff [ARM] Fix non-determenistic behaviour omits 4ea0b397582a PowerPC release notes omits fc12083cbc5c [InstCombine] Fix infinite min/max canonicalization loop ( [...] omits d9b836dc6f78 [InstCombine] Support disabling expensive combines in opt omits d65ef4321e6f [InstCombine] Add test for -expensive-combines option; NFC omits 9db3e5d5156b [InstCombine] Fix infinite loop in min/max load/store bitc [...] omits 7996b49053f0 Revert "[ARM] Improve codegen of volatile load/store of i64" omits ed368ba5a963 StringRef.h: __builtin_strlen seems to exist in VS 2017 MS [...] omits 96ed02ddeebf [Concepts] Fix incorrect check when instantiating abbrevia [...] omits c0c5ab301798 [LV] Fix predication for branches with matching true and f [...] omits 02420968fcce Fix x86 32bits MLIR build (NFC) omits 22633f85bb7d [LLDB] Fix compilation with GCC 5 omits cbec01fe0589 [clangd] Add workaround for GCC5 host compilers. NFC. omits d0104a596199 Make llvm::crc32() work also for input sizes larger than 32 bits. omits c32d809e9cae [TSan] Ensure we can compile the runtime with older SDKs omits d5361190993a [libcxx] Add release notes for the 10.x branch for things [...] omits 7e518f3159bd [clang] Add release notes for the 10.x branch for things I [...] omits 0f99f678febf [docs] Add LLVM/LLDB release notes for the 10.x branch for [...] omits 424babb89ad2 [LLD] Add release notes for MinGW for the 10.x branch omits 5288d7af5bc1 [OpenMP][OMPT] fix reduction test for 32-bit x86 omits fd271fd64a28 Don't warn about missing declarations for partial template [...] omits 4c96b369a074 [X86] -fpatchable-function-entry=N,0: place patch label af [...] omits b4efc29f1ccb Update for Clang 10 release notes in order to have referen [...] omits 8195a96595ba [ARM][VecReduce] Force expand vector_reduce_fmin omits 99c6a4ea9201 [ARM] Expand vector reduction intrinsics on soft float omits 0b8a540dff86 [AArch64][ARM] Always expand ordered vector reductions (PR44600) omits 211aa5bf59eb [mlir] Mark the MLIR tools for installation in CMake omits b833e0c5f119 PR44786: Don't assert when profiling <=> expressions. omits 8f19f984f296 [Concepts] Add missing CXXThisScope to function template c [...] omits 7a94fc09d17b PR44721: Don't consider overloaded operators for built-in [...] omits 300cbdc59da0 PR44761: Fix fallback to later tiebreakers if two non-temp [...] omits 2d9954dd8244 Add -Wrange-loop-analysis changes to ReleaseNotes omits ca6b341bd5d7 [libcxx] [Windows] Store the lconv struct returned from lo [...] omits 5f6fec2404c5 AMDGPU: Fix handling of infinite loops in fragment shaders omits 852b37f83b2d [LLD][ELF][ARM][AArch64] Only round up ThunkSection Size w [...] omits db51c41a646c [ELF] Decrease alignment of ThunkSection on 64-bit targets [...] omits 165a6367631d [libcxxabi] Fix layout of __cxa_exception for win64 omits d2a710ea784e Actually, don't try to use __builtin_strlen in StringRef.h [...] omits 4ea9a4aba4a7 Declare __builtin_strlen in StringRef.h as constexpr omits 7ad47b46b55f [clang-tidy] Fixed crash 44745 in readability-else-after-return omits fa51929f03f5 R600: Fix failing testcase omits 5cca13d43b7e AMDGPU/R600: Emit rodata in text segment omits b905b85eedfc [BPF] fix a bug in BPFMISimplifyPatchable pass with -O0 omits 94c79ce5740f Revert "[AMDGPU] Invert the handling of skip insertion." omits 4e9209ab592e [RISCV] Scheduler description for the Rocket core omits 1ac1c4b4850c [Concepts] Instantiate invented template type parameter ty [...] omits c822edc11bf0 Revert "[Concepts] Instantiate invented template type para [...] omits 2b54b8b994b4 [Concepts] Instantiate invented template type parameter ty [...] omits 674ec1eb1667 [libcxxabi] Insert padding in __cxa_exception struct for c [...] omits cbd4815dec16 [AArch64] -fpatchable-function-entry=N,0: place patch labe [...] omits dd50560c38db MSVC Buggy version detection: turn pre-processor error int [...] omits 72e9e378c545 [Sema] Remove a -Wrange warning from -Wall omits e11d70cfe7e2 Make quick-append.test resilient to running in paths with [...] omits f85d63a55836 Fix wrong devirtualization when the final overrider in one [...] omits fdedf39c46f5 PR44723: Trigger return type deduction for operator<=>s wh [...] omits 8be11623043c [Concepts] Fix isDeclarationSpecifier to detect type-const [...] omits 3b32963252bc [Concepts] Correctly form initial parameter mapping for pa [...] omits 3573526c0286 Revert "[libcxx] Force-cache LIBCXX_CXX_ABI_LIBRARY_PATH" omits 904d146c5f55 PR44627: Consider reversing == and <=> candidates found by ADL. omits cc85862c60a5 [Concepts] Check function constraints before deducing auto [...] omits 0ce7ea7c6e0e PR41991: Accept attributes on defaulted and deleted friends. omits 800395c54754 [Concepts] Add 'this' context to instantiation of member r [...] omits 6c6ea5995f26 [Concepts] Add check for dependent RC when checking functi [...] omits a3609357f388 [Concept] Fix incorrect check for containsUnexpandedParame [...] omits e5123472201e Generate docs omits 1a5959196da0 Define _LIBCPP_HAS_TIMESPEC_GET for FreeBSD when appropriate omits 1f95a775949e Drop arm triple from test/CodeGen/AArch64/global-merge-hid [...] omits 478ea4b46d3f test-release.sh: Add MLIR to the projects list omits e40782f3cfab [mlir][orc] unbreak MLIR ExecutionEngine after ORC changes omits b516ca061838 Revert "Reland: [DWARF] Allow cross-CU references of subpr [...] omits b28b38a59d3d [clangd] Don't mmap source files on all platforms --> don' [...] omits b0536b58c1b4 [LV] Do not try to sink dead instructions. omits d275de35f8bd [clan-tidy] Fix false positive in bugprone-infinite-loop omits d18ccb8b3310 [WebAssembly] Fix resume-only case in Emscripten EH omits 92edb295392d [ORC] Fix the LLJITWithObjectCache example to address chan [...] omits 011adfcbbdbe Update clang-interpreter example to incorporate changes in [...] omits 46f6f03839e3 [ORC] Update examples to incorporate changes in ce2207abaf9. omits 32056b4eb872 [ORC] Fix a missing move in ce2207abaf9. omits 32723d572077 [ORC] Add support for emulated TLS to ORCv2. omits f7f0fd4a21d5 [ORC] Add weak symbol support to defineMaterializing, fix [...] omits 52c1d209acec [PassManagerBuilder] Remove global extension when a plugin [...] omits 425198bf1f98 [GlobalMerge] Preserve symbol visibility when merging globals omits 81d73c6de33b [LLD][ELF][ARM] Do not insert interworking thunks for non [...] omits 5777899f146a [CUDA] Assume the latest known CUDA version if we've found [...] omits 967658150edb Work around PR44697 in CrashRecoveryContext omits 9a174549742a [clangd][Hover] Make tests hermetic by setting target triplet omits 684c216d73cd [ELF][PPC32] Support --emit-relocs link of R_PPC_PLTREL24 omits 54b022d34441 [lldb] Fix nondeterminism in TestCppBitfields omits 6472fec9a699 [clangd][Hover] Handle uninstantiated templates omits 87c7863c3ec4 Reland "[StackColoring] Remap PseudoSourceValue frame indi [...] omits c23212a438f6 [IR] Keep a double break between functions when printing a module omits 72882ca30d87 [RISCV] Support ABI checking with per function target-features omits 4d342b7d8e9b Revert "[RISCV] Support ABI checking with per function tar [...] omits 7c5784746cfc [RISCV] Check the target-abi module flag matches the option omits 01fd650ba3d2 [RISCV] Pass target-abi via module flag metadata omits 99464b7eb1d7 [clangd][Hover] Change arrow in return type back to → omits 53f39c77b2ba [clangd] Drop returntype/type when hovering over type-ish names omits 1426bb44cc77 [clangd] Print underlying type for decltypes in hover omits 7350a0429cc7 [clangd] Dont display `<unknown>` kinds in hover board omits 1f448807c2ef [clangd] Extract string literals in macro arguments to unb [...] omits a27142b26a58 [clangd] Fix windows buildbots omits 13553d51aa87 [clangd] Rearrange type, returntype and parameters in hover card omits a6f550eae718 [clangd] Add a ruler after header in hover omits ef917463d9c0 [clangd] Show hower info for expressions omits 256a0eaf23b2 [X86] Make `llc --help` output readable again omits f234f5c2b1ed [msan] Instrument x86.pclmulqdq* intrinsics. omits 23d939239008 Include <cstdlib> for std::abort() in clangd omits b5cf89265181 [LLDB] Fix the handling of unnamed bit-fields when parsing DWARF omits 2c9cb89d0d00 [Support] Fix race in threading test, found by TSan omits b39efdbcfcb7 [Concepts] Fix incorrect TemplateArgs for introduction of [...] omits b07b82777b9a [Concepts] Add missing null check to transformConstructor omits 73a91477f704 [Concepts] Fix parsing of scope specifier in compound-requ [...] omits 27f93515c68b [docs][mips] 10.0 Release notes omits f15b60b3a2a2 [ELF][PPC32] Support range extension thunks with addends omits 6f8ad14521ec [ELF][PPC32] Support canonical PLT omits c21e178bf22b [Concepts] Transform constraints of non-template functions [...] omits 0df13627c6a4 [CUDA] Fix order of memcpy arguments in __shfl_*(<64-bit type>). omits d11abddb32f6 [DebugInfo][test] Change two MIR tests to use -start-befor [...] omits e9739ba8ffca Make address-space-lambda.cl pass on 32-bit Windows omits b86c3b26acfb [openmp] Disable archer if LIBOMP_OMPT_SUPPORT is off omits 4d5a200f31d5 [PatchableFunction] Allow empty entry MachineBasicBlock omits 5d1fe1a1a9f1 [Driver][CodeGen] Support -fpatchable-function-entry=N,M a [...] omits 6f4edc606b20 [X86][test] Add tests for -fpatchable-function-entry=N,M ( [...] omits bf04730dee1b Add function attribute "patchable-function-prefix" to supp [...] omits 0e2eea29cc4f [AsmPrinter] Don't emit __patchable_function_entries entry [...] omits 6c1e479db225 [CodeGen] Move fentry-insert, xray-instrumentation and pat [...] omits 50627622856e [XRay] Set hasSideEffects flag of PATCHABLE_FUNCTION_{ENTER,EXIT} omits 39c349e8fc7f Add test for spaceship operator to __config omits a3db4e05e36e [lld][RISCV] Print error when encountering R_RISCV_ALIGN omits 425d15aeb13e [ELF][PowerPC] Support R_PPC_COPY and R_PPC64_COPY omits 901a7890c0e6 [Concepts] Update cxx_status.html with Concepts support status omits 32a23c22825b [Concepts] Add Concepts to ReleaseNotes.rst omits 9f37a46d143b [Concepts] Make constraint expressions unevaluated until s [...] omits 2ec65e229314 [Concepts] Deprecate -fconcepts-ts, enable Concepts under [...] omits 29f14c1df259 [Concepts] Implement P1616R1 - Using unconstrained templat [...] omits a9b2cf6c625a [Concepts] Add ExpressionEvaluationContexts to instantiati [...] omits 6a8cd9fc81e8 [Concepts] Placeholder constraints and abbreviated templates omits dd5820699b75 [Concepts] Profile TypeConstraints in ProfileTemplateParam [...] omits 51a0e9fd6ae5 [Concepts] Fix bug when referencing function parameters in [...] omits 8ca4a6175398 [Concepts] Fix incorrect recovery in TryAnnotateTypeConstraint omits 897b83842c0c [Concepts] Fix circular AST->Sema dependency in ASTConcept.cpp omits 62709e7e49aa [Concepts] Constraint Satisfaction Caching omits b597c9e46cb5 [clang-tidy] Fix check for generic lambda invented templat [...] omits fe039ecc2d74 [Concepts] Fix name-type conflict compilation issues omits c96ef5118857 [Concepts] Requires Expressions omits ab514b911963 Remove redundant CXXScopeSpec from TemplateIdAnnotation. omits 57f70e387e36 [Concepts] Fix ConceptSpecializationExpr profiling crash omits bfaba51f07d1 [Clang][IFS][Test] Work around in-process cc1 ASAN issues #2. omits 2dd6b91f35ed [clang][IFS][test] Temporary work around for in-process cc [...] omits 26fd69afd9f3 [ELF] --no-dynamic-linker: don't emit undefined weak symbo [...] omits ed63454d984f Update documentation and release notes to match the state [...] omits b079266dcb6d Revert "PR17164: Change clang's default behavior from -fla [...] omits 318677e78def [Sema] Avoid Wrange-loop-analysis false positives omits a3982a59ce34 [test] Fix lld/test/ELF/riscv-pcrel-hilo-error.s after D73211 omits 8634a82910eb [RISCV] Fix evaluating %pcrel_lo against global and weak symbols omits 5d37ce7e19c9 [LLD][COFF] Enable linking of __declspec(selectany) symbol [...] omits 85ee70e86456 Clang] Fix expansion of response files in -Wp after integr [...] omits ba92233ce227 Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and [...] omits 3e429b691ec8 [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LI [...] omits 6c9da109c9ce [mlir] Fix compilation with VS2019. omits 029140ee1ca9 [SLP] Don't allow Div/Rem as alternate opcodes omits d64ca7abe191 [SLP] Add a test showing miscompilation in AltOpcode support omits 1f98c2b586e4 [clang-tidy] Disable Checks on If constexpr statements in [...] omits b5cdee9bdce4 [PGO][PGSO] Update BFI in CodeGenPrepare::optimizeSelectInst. omits 7adf83beece3 [InstCombine] Fix worklist management in DSE (PR44552) omits 050e1a3c2688 [AArch64] Don't rename registers with pseudo defs in Ld/St opt. omits 54acc20e6da5 [PATCH] Reland [Clang] Un-break scan-build after integrate [...] omits 3cce37900722 [HIP] use GetProgramPath for executable discovery omits 138451c771ab [StackColoring] Remap FixedStackPseudoSourceValue frame in [...] omits 587b3b2a13d2 [clang-format] Expand the SpacesAroundConditions option to [...] omits de4b2a7fad65 nop change to test the buildkite trigger omits 9aacec8331d9 [ELF] Allow R_PLT_PC (R_PC) to a hidden undefined weak symbol omits b28326516ca3 Revert 9007f06af0e "Revert "Allow system header to provide [...] omits 9007f06af0e0 Revert "Allow system header to provide their own implement [...] omits 572c7f6fe7b5 Revert "[OPENMP]Do not use RTTI by default for NVPTX devices." omits a10f87d5695b [OpenMP][Tool] Fix memory leak and double-allocation omits afbebff6cd7b [ELF] Avoid false-positive assert in getErrPlace() omits f06cd8c8c8e2 [libcxx] Use mtx_plain | mtx_recursive following C11 API omits cd4c65f91d5a Add __warn_memset_zero_len builtin as a workaround for gli [...] omits 2d2d057ae230 Add extra test file forgotten in 45d7080. omits 0a08d2c4e783 PR42694 Support explicit(bool) in older language modes as [...] omits e241c8fe6d2e Fix pack deduction to only deduce the arity of packs that [...] omits 7a8b8f09daa1 PR17164: Change clang's default behavior from -flax-vector [...] omits fdb501e59f25 Work around PR43337: don't try to use the vec_sel overload [...] omits ac2c2db1674f [Transforms][RISCV] Remove a "using namespace llvm" from a [...] omits fac11406197e [ELF] -r: don't create .interp omits ac446302ca41 Revert "[mlir] Create a gpu.module operation for the GPU D [...] omits c4a134a5107c Replace CLANG_SPAWN_CC1 env var with a driver mode flag omits 0b5157db53a3 First commit on the branch adds 5852475e2c04 Bump the trunk major version to 11 adds 9c64f04df8ec [PowerPC] Legalize saturating vector add/sub adds 3b8ef7876ec7 [llvm-locstats] Add the --compare option adds ee0f1f1edc3e Further implement CWG 2292 adds 46e3edcc2c89 [RISCV] Fix test for inline asm z constraint modifier adds 3ab7b7f53552 TableGen/GlobalISel: Don't reconstruct CodeGenRegBank adds eafa8dbefe30 TableGen/GlobalISel: Don't take reference to temporary values adds 8931fde869c2 TableGen: Delete some copy constuctors adds 91715617ad60 GlobalISel: Fix narrowScalar for G_ANYEXT results adds bd7658a212eb AMDGPU: Partially directly select llvm.amdgcn.interp.p1.f16 adds 936483fb7dd2 GlobalISel: Implement lower for G_BITCAST adds dc553ce646cd [mlir] LLVM import: handle function-typed constants adds 870137d207f7 [FPEnv] Address post-commit review comment for D71467 adds 4d14bfaa2cb1 [clangd] Show hower info for expressions adds 441410be471d [ELF] Avoid false-positive assert in getErrPlace() adds 89b395fe793b [mlir][EDSC] Refactor dependencies involving EDSCs. adds 72b5989e0d15 [gn build] (manually) port b4a99a061f51 better adds d74a3d470c31 [clangd] Add a ruler after header in hover adds 44f9c7a820c1 [clangd] Rearrange type, returntype and parameters in hover card adds ada01d1b8697 [clang] New __attribute__((__clang_arm_mve_strict_polymorphism)). adds 252c4dce6189 [gn build] find mistakes like the one fixed in 72b5989e0d1 [...] adds 60adfb83cda8 [clangd] Fix windows buildbots adds 24a00ef24041 Restore "[ThinLTO] Add additional ThinLTO pipeline testing [...] adds 66a35d330b3d [llvm-readobj][test] - Cleanup SHT_RELR sections testing. adds ad7f4c11eb14 [mlir][Linalg] NFC - Hotfix for gcc-5 build adds e429f24ed8b1 [CMake] Enable -qfuncsect when building with IBM XL adds 63b428e3861b DWARFDebugLine.cpp: Format unknown line number standard opcodes adds d2fabd70065e [ORC] Update lazyReexports to support aliases with differe [...] adds e9e26c01cd86 [ORC] Simplify use of lazyReexports with LLJIT. adds 7741de94358b [mlir][Linalg] NFC - Cleanup Linalg Pass locations and nam [...] adds 88380b91c87e [mlir][Linalg] NFC - Hotfix for gcc-5 build adds 3180af4362be [InstCombine] reassociate fsub+fsub into fsub+fadd adds 3f3017e162ec [Loop Peeling] Add possibility to enable peeling on loop nests. adds 10cadee5ce86 [ThinLTO] Always import constants adds 76b92cc7c1fa Fix bot by adjusting wildcard matching adds 0133cc60e4e2 Revert "[mlir] Create a gpu.module operation for the GPU D [...] adds 041650da6705 [clangd] Extract string literals in macro arguments to unb [...] adds da9d57d2c2dc [ARM][MVE][Intrinsics] Add VMINAQ, VMINNMAQ, VMAXAQ, VMAXN [...] adds 8e5018e990b7 Replace CLANG_SPAWN_CC1 env var with a driver mode flag adds 082962dec846 [gn build] Reformat all build files adds 2e39ea726e9c Revert "Revert rG6078f2fedcac5797ac39ee5ef3fd7a35ef1202d5 [...] adds c75180258e63 [ORC] Set setCloneToNewContextOnEmit on LLJIT's transform [...] adds d6a9b7e58967 [Mips] Add FileCheck to a test that just tested for a crash. adds aed52fd48374 [gn build] make "gn format" comment slightly more concise adds eadc28274b95 [gn build] add multi-line forcing comments in more places adds 527281a8432f [gn build] re-run "gn format" with trunk gn adds d629525597eb [docs][ORC] Update the laziness section of the ORCv2 design doc. adds f0120556c7e2 [DWARF] Emit DW_AT_call_return_pc as an address adds a2cc80bc9570 DebugInfo: Factor out logic to update locations in MD_loop [...] adds 388eaa1270c2 Work around PR43337: don't try to use the vec_sel overload [...] adds b72a8c65e4e3 PR17164: Change clang's default behavior from -flax-vector [...] adds 34ba96a3d49e [NFC][IndVarSimplify] remove duplicate code in widenWithVa [...] adds fa26a37d3699 [mlir] Add shaped container component type interface adds 5466597fee37 [NFC] Refactor InlineResult for readability adds c65ac2ba784d [MachineScheduler][NFC] Don't swap when we can't cluster adds 8d2f252bb8e4 lldb: Run TestCrossDSOTailCalls.py and TestCrossObjectTail [...] adds 24d2a015eade [libc++] Make SFINAE'd member functions in string mutually [...] adds 2d8f23f57163 [libc++] Explicitly mark basic_string<...>::npos with defa [...] adds 288a1436392f [libc++] Explicitly enumerate std::string external instant [...] adds 8a4d12ae5b3e [BasicBlock] add helper getPostdominatingDeoptimizeCall adds 43464509fced DWARF: Simplify the way the return PC is attached to call [...] adds 5aeb6798f268 [test] Move call-site-entry-linking.test into test/tools/d [...] adds 58c7fa5adeb2 [libc++] Optimize basic_string::operator=(const basic_stri [...] adds 313d89724ce3 [libc++] Fix parsing <string> in C++03. adds 6b29aa21180c Revert "[OPENMP]Do not use RTTI by default for NVPTX devices." adds 7ce2de2ce4e7 [lldb/Debugger] Rename IO handler methods to be more meani [...] adds 3d210ed3d188 Revert "Allow system header to provide their own implement [...] adds 8045a8a7f184 [COFF] Warn that LLD does not support /PDBSTRIPPED: adds 3481e5d7ed08 [libcxx] Use mtx_plain | mtx_recursive following C11 API adds 81fc1be601e7 [lldb/Utils] Patch all variables used by lldb-dotest adds daab9227ff01 [IR] Module's NamedMD table needn't be 'void *' adds 25e9938a45e8 GlobalISel: Handle more cases of G_SEXT narrowing adds eef92f25ccf1 AMDGPU: Remove custom node for exports adds 711a17afaff2 AMDGPU/GlobalISel: Select exp with patterns adds 360abb7ee56f [CodeExtractor] Transfer debug info to extracted function adds b841b9e96e60 [OPENMP]Use regular processing of vtable used when TU is a [...] adds 44560762c62d Revert "Further implement CWG 2292" adds 8b417dd3d6c6 Process BUNDLE in tail duplication adds cf958498c4b4 [lldb/Utils] Patch all variables used by lldb-dotest (2/2) adds eac134ddf034 [lldb/Utils] Patch all variables used by lit (3/3) adds e8f198dd9e9d Fix pack deduction to only deduce the arity of packs that [...] adds 4bafceced6a7 [LLDB] Add ObjectFileWasm plugin for WebAssembly debugging adds 67ec8744d7e7 llc: Change behavior of -mattr with existing attribute adds 9efd57e3b7da [lldb/Tools] Remove lldb-mi.exports adds 647c3f4e47de [Support] make report_fatal_error `abort` instead of `exit` adds 1e89fb947ed1 debugserver: Cut dependency on intrinsics_gen adds 6e24c6037f79 Revert "[Support] make report_fatal_error `abort` instead [...] adds 77eb1b8f63c1 llc: Don't overwrite frame-pointer attribute adds cd9e5c32302c Fix the macos build after D71575. adds bff9f84dc85b [X86] Add 32-bit mode sse1 command line to scalar-int-to-f [...] adds e4454479212b [X86] When handling i64->f32 sint_to_fp on 32-bit targets [...] adds 154cd6de513e [SampleFDO] Fix invalid branch profile generated by indire [...] adds 45d70806f438 PR42694 Support explicit(bool) in older language modes as [...] adds b54a50f52e94 [lldb/Reproducers] Extract function for reading environmen [...] adds c378e52cb9d1 Set some fast math attributes in setFunctionAttributes adds 066e817b421e [lldb/Reproducers] Add a flag to always generating a reproducer adds 8fdafb7dced8 Insert wait instruction after X87 instructions which could [...] adds cc5efa213d98 [gn build] Port 8fdafb7dced adds 982a77b69408 [lldb/Reproducers] Print more info for reproducer status adds 58265ad42a90 [mlir] fix broken links to Glossary adds 5cf1b01a0117 [LegalizeDAG][TargetLowering] Move vXi64/i64->vXf32/f32 ui [...] adds afb22d7c33a2 [DebugInfo] Simplify the constructor of DWARFDebugAranges: [...] adds 4f244bba4f66 [lldb] Fix asan failures in data-formatter-objc tests adds 773ae62ff85d [VE] i64 arguments, return values and constants adds ed181efa175d [HIP][AMDGPU] expand printf when compiling HIP to AMDGPU adds f8269bb0726e [gn build] Port ed181efa175 adds 59ac44b3c129 [LV] Make X86/assume.ll X86 independent (NFC). adds 23c113802e21 [LV] Allow assume calls in predicated blocks. adds 736a3802124b clang-format: [JS] tests for async wrapping. adds 0b21d552620d [IR] Mark memset.* intrinsics as IntrWriteMem. adds b08e8353a89f [clangd] Dont display `<unknown>` kinds in hover board adds 8a3446746098 [Concepts] Fix ConceptSpecializationExpr profiling crash adds 75188b01e9af [PHIEliminate] Move dbg values after phi and label adds 00c74d0b644b Remove release note about in-process-cc1 adds 39d6b6c21f74 [lldb][NFC] Migrate several tests to expect_expr adds 19c5057e8df6 Fix "pointer is null" static analyzer warnings. NFCI. adds 23a887b0dd48 Fix unused variable warning. NFCI. adds d54d71b67e60 [clangd] Make output order of allTargetDecls deterministic adds d36b2649e5e4 [ELF] Optimization to LinkerScript::computeInputSections NFC adds c969335abdb2 Revert "[PHIEliminate] Move dbg values after phi and label" adds 4b6d9ac39261 Make lld cmake not compute commit revision twice adds cbaa32650a0b Removed an unused include from TypeLocVisitor.h adds 66c120f02560 [VectorUtils] Rework the Vector Function Database (VFDatabase). adds 4f5c65a5c804 try to unbreak build after 4b6d9ac392613 adds 2b81d3c6c6fd [mlir][Linalg] Fix Linalg EDSC builders adds c24cf9796082 [ARM][MVE] Enable extending gathers adds 15a6df52efaa [lldb/DWARF/test] Freshen up debug_names tests adds 28bb43bdf808 [GlobalISel] Use more MachineIRBuilder helper methods adds 760b1751097f [ARM][LowOverheadLoops] Update liveness info adds 237fd9431252 [Hexagon] Remove unnecessary case in StringSwitch, NFC adds fb9413cb84cc Remove some SVN-specific code. adds 63f73545dd89 [GlobalISel] Pass MachineOperands into MachineIRBuilder he [...] adds 885260d5d805 [GlobalISel] Don't arbitrarily limit a mask to 64 bits adds 7f5f6ff5476b [Hexagon] Add preprocessor test for hexagonv66 adds 9b2f3532c7ff AMDGPU/GlobalISel: Select DS GWS intrinsics adds 81eaa3ddd060 [lldb][NFC] Delete TestDataFormatterObjCNSDate.py adds 1794158f90f9 [MC][test] Fix non-portable GNU diff option adds 4ca1ad85b7c8 AMDGPU/GlobalISel: Don't handle legacy buffer intrinsic adds 31458a9feecb [llvm-exegesis][NFC] Refactor Mips tests fixtures into a b [...] adds 6b3578664961 [llvm-exegesis][mips] Add RegisterAliasingTest unit test adds bc413da0865d [Hexagon] Fix alignment info for __builtin_circ_lduh adds c29a9f64b78e [gn build] Port 6b357866496 adds 7acfda633f13 [llvm] Make new pass manager's OptimizationLevel a class adds 26646761e2bf [lldb/Scripts] Remove swig_bot_lib/__init__.py adds 3478551bf3d2 [GVN] introduce GVNOptions to control GVN pass behavior adds 9b3254dbf9f6 [LLDB] Add SymbolVendorWasm plugin for WebAssembly debugging adds d34e4152e3e0 [LLDB] Convert Plugins/ObjectFile/wasm/ObjectFileWasm.h to [...] adds 81c67da0f20a remove an include that's unused after r347592 adds ee05138515ab [lldb/test] Revert changes to debug-names-compressed.cpp adds cebba7ce3952 [SystemZ] Avoid unnecessary conversions in vecintrin.h adds bed7626f04f7 [PowerPC][AIX] Make PIC the default relocation model for AIX adds 5caa12129574 [gn build] include revision information in lld --version output adds d51a15d86a25 [gn build] (manually) port bed7626f04f7 adds c87982b46701 Revert "[Loop Peeling] Add possibility to enable peeling o [...] adds 870094decfc9 [ELF] Decrease alignment of ThunkSection on 64-bit targets [...] adds 8ee2d1689664 [Hexagon] Add a target feature to disable compound instructions adds c0d909a1b12f Delete control character from comment. (NFC) adds 20ca49b646b7 AMDGPU: Update tests to use modern buffer intrinsics adds 86d14ed766eb TableGen: Remove dead code adds 03a592f18ba5 TableGen/GlobalISel: Fix srcvalue inputs adds 0d0fce42b0ea GlobalISel: Preserve load/store metadata in IRTranslator adds d0943537e10e GlobalISel: Apply target MMO flags to atomics adds de4f88df97cb AMDGPU: Remove IR section from MIR test adds a881fcafaa5a [clangd] Make define outline code action visible adds 0474fe465d8f [clangd] Print underlying type for decltypes in hover adds 61a89e17df4c [LegalizeDAG][Mips] Add an assert to protect a uint_to_fp [...] adds 5f65065437cd [Hexagon] Update autogeneated intrinsic information in LLVM adds be31a7b7eec8 GlobalISel: Move extension scalar narrowing to separate function adds a66d2817ca9e GlobalISel: Don't ignore requested ext narrowing type adds e12b840abfcd AMDGPU/GlobalISel: Improve lowering of G_SEXT_INREG adds 8945b23af590 AMDGPU: Update more tests to use modern buffer intrinsics adds ff1e3cad71e6 Don't run powerpc lit test case on other platforms. adds f5d98543b89e AMDGPU: Remove outdated comment adds 5f8e4121882b [lldb/test] Exted test for CMTime data formatter adds 59919c4d6b63 [libc++] Fix Windows DLL build for string. adds 39f746d8def6 [OpenMP][Tool] Fix memory leak and double-allocation adds d0b02aecacc6 Address redirect issue on Windows. adds 2d7a8cf90478 [ELF] -r: don't create .interp adds 6f3effbbf054 [Hexagon] Update autogenerated intrinsic info in clang adds 53b68e676faf Resubmit: [JumpThreading] Thread jumps through two basic blocks adds 1f2dad1fd575 [GVN] add GVN parameters parsing to new pass manager adds ecf0766cf141 [Hexagon] Add ELF flags for Hexagon v66 to ELFYAML.cpp adds 40514a7d7a3b [clangd] Add workaround for GCC5 host compilers. NFC. adds fc4e43ad618b [NFC] Remove unnecessary link components. adds c299d1981dea scudo: Add initial memory tagging support. adds d5c6b8407c12 Factor out renaming logic from readability-identifier-naming adds cbc63fbdc43b [gn build] Port d5c6b8407c1 adds 8b321929483e [OPENMP]Avoid string concat where possible and use standar [...] adds 52b44902d059 [IR] fix crash in Constant::isElementWiseEqual() with FP types adds 3a05c3969c18 [WebAssembly] Track frame registers through VReg and local [...] adds 202446c639fd Add BuiltinsHexagonDep.def to clang module map adds fa4112fffc6b [llvm-nm] Use `StringRef` over `const std::string &` params adds 91e758b7329b AMDGPU: Move permlane discard vdst_in optimization adds 3ef8cdf6660f AMDGPU: Do permlane16 vdst_in discard optimization in InstCombine adds 80906d9d1604 Revert "[WebAssembly] Track frame registers through VReg a [...] adds 6c4d37733403 lldb: xfail TestCrossDSOTailCalls.py and TestCrossObjectTa [...] adds 9050d0fb593c [libcxx] Temporarily switch back to pthread backend for Fuchsia adds 51b521c07a7a [lld][WebAssembly] Use a more meaningful name for stub functions adds 73f371c31d27 [mlir] NFC: Fix trivial typos adds a4a42160c446 [mlir] support translation of multidimensional vectors to LLVM IR adds 42b3c38903c9 [clangd][test] Disable a particular testcase in FindExplic [...] adds 9b549f26fab6 AMDGPU: Update clang test adds 25b542c61fe3 [OPENMP]Do not emit RTTI descriptor for NVPTX devices. adds b82d18e1e8e6 [AArch64][GlobalISel] Change G_FCONSTANTs feeding into sto [...] adds de022a8824f5 [NFC] Fold isHugeExpression into hasHugeExpression and upd [...] adds 65eb74e94b41 PointerLikeTypeTraits: Standardize NumLowBitsAvailable on [...] adds 933b4212566b [mlir] Add missing dependency on LinalgUtils adds fb5fafb23cc2 Make LLVM_APPEND_VC_REV=OFF affect clang, lld, and lldb as well. adds 1645f5e496b9 [gn build] replace llvm_allow_tardy_revision with llvm_app [...] adds 40ac4221c30f Move static function to inline function - this fixes a con [...] adds 1b1022b42ade Add back other PowerPC link components. adds 30a8865142ab [FastISel] Lower `llvm.dbg.value(undef, ...` correctly. adds 8ef57f3e3f1b [xray] add --no-demangle cli opt for llvm-xray extract to [...] adds 2671df9bd675 [lldb/Debugger] Rename ExecuteIOHandlers to RunIOHandlers (NFC) adds 7b0d58e339b2 Add testing for DW_OP_piece and fix a bug with small Scala [...] adds f55ab6f90b73 Fix a buffer-size bug when the first DW_OP_piece is undefined adds 83f4c3af021c [modules] Do not cache invalid state for modules that we a [...] adds 6c26d8968ad8 Add back more link components. adds cef838e65f9a Revert "[RISCV] Support ABI checking with per function tar [...] adds b78e8e0d79c4 Add extra test file forgotten in 45d7080. adds ad83bed2411f [NFC][PowerPC] Remove unnecessary link components. adds 6a970135904d [mlir][spirv] Add implied capabilities and availability fo [...] adds ccedb918bb33 [mlir][spirv] Use symbolize functions in enum attribute pr [...] adds 961174f8787b [mlir][spirv] Fix SPV_MM_Vulkan extension reqirements adds 051d330314cb Avoid creating an immutable map in the Automaton class. adds 117d4f1900c0 AMDGPU: Add register classes to MUBUF load patterns adds 01a6cd471f01 Don't dump IR output from this test to stdout. adds 24fca5cd7128 [lldb] add to gdb to lldb doc adds 25cf941275ed [lldb/CMake] Set LLVM_HOST_TRIPLE from TARGET_TRIPLE in st [...] adds 0d3d584f82ff [docs][ORC] Update the "utilities" section, tidy intro and [...] adds d3d7666678a2 [lldb/CMake] Remove duplicate entry adds caee96031d3b [Transforms][RISCV] Remove a "using namespace llvm" from a [...] adds adef2f5324cc [docs][ORC] Fix some RST errors in the ORCv2 doc. adds f6d6b98eec41 [docs][ORC] Try to fix 'title-level inconsistent' error in [...] adds 911a4c4dda9b [lldb/Test] Fix API tests for mutli-config generators adds e1f6b68d1fd1 [lldb/Cmake] Add a CMakeLists.txt to the utils directory... adds 9dbd395b9b8b [lldb] Remove ClangASTContext.h inclusion in Target.cpp adds 4df94d5b513c Revert "[clangd][test] Disable a particular testcase in Fi [...] adds 5ac610668a7c [lldb] Re-add NSDate formatter adds 0ab035ae504d Remove old Suversion release scripts adds 6b840834cd50 [lldb][NFC] Delete unused lldb/source/Plugins/LanguageRunt [...] adds d437fba8ef62 Reapply Allow system header to provide their own implement [...] adds d293417931d3 Add __warn_memset_zero_len builtin as a workaround for gli [...] adds 0734fb21ed5e clang-format: [JS] Handle more keyword-named methods. adds 10b4aece5289 Revert "Avoid creating an immutable map in the Automaton class." adds c3ab790c8f5d [lldb][NFC] Resynchronize Init/Terminate calls in SystemIn [...] adds 01ad4c838466 [LLD][ELF][ARM][AArch64] Only round up ThunkSection Size w [...] adds fe3bb8ec9683 [AArch64][SVE] Add ImmArg property to intrinsics with immediates adds 37fb3b33637b [AsmParser] Make generic directives and aliases case insensitive. adds 25afe91fd1b8 Fix Wparentheses warning. NFCI. adds f61115835085 [SelectionDAG] Better ISD::ANY_EXTEND/ISD::ANY_EXTEND_VECT [...] adds 49edf9a509cd [AArch64][SVE] Add break intrinsics adds f2d41ad0e7e0 [lldb] Add missing terminate calls to Python/Lua subsystems adds 791f132132b2 [lldb] Remove out of order OperatingSystemPython::Terminat [...] adds ea91758a3c45 [llvm-exegesis][mips] Add support for memory instructions adds 33463cfba2be clang-format: fix spacing in `operator const char*()` adds 9835cf159014 clang-format: [JS] pragmas for tslint, tsc. adds cc7cb05e9d7f [BasicBlock] fix looping in getPostdominatingDeoptimizeCall adds 37dfc64687a0 Revert "[mlir][ods] Support dialect specific content emiss [...] adds 267483ac709b [mlir][spirv] Support implied extensions and capabilities adds 42350cd893a9 [ARM][MVE] Tail Predicate IsSafeToRemove adds ffd3e1607db2 [IR] add unit test for Constant::isElementWiseEqual() for [...] adds c1e159ef6eb0 [IR] fix Constant::isElementWiseEqual() to allow for all u [...] adds 42a0355816d3 Add `bugprone-reserved-identifier` adds 73db4f6f11f0 [gn build] Port 42a0355816d adds 1dc2f257903d [SelectionDAG] ComputeKnownBits - assert we're computing t [...] adds 8eb4d25a0943 [X86] Split X87/SSE compare classes into WriteFCom + WriteFComX adds f9c46229e4ac [clang-tidy] Disable Checks on If constexpr statements in [...] adds bcda877b4309 Fix a compile error to get bots back to green. adds 7f4e744b90ec Another speculative fix for the Windows bots. adds 60aed6a4e5d9 [Hexagon] Add prev65 subtarget feature adds 2d5bfc6eb15f [Hexagon] Improve HVX version checks adds 43f60e614a3d [x86] try harder to form 256-bit unpck* adds b6437b352db9 Fix gcc9 "moving a local object in a return statement prev [...] adds ff3fe145fe48 Fix gcc9 "moving a local object in a return statement prev [...] adds 88cdeaa5313a Revert rGff3fe145fe48 "Fix gcc9 "moving a local object in [...] adds d1b32f328e4a Revert rGb6437b352db9 - "Fix gcc9 "moving a local object i [...] adds 886f9071c638 AMDGPU: Don't assert on a16 images on targets without Feat [...] adds 05c7dc664809 [DataFlow] Factor two worklist implementations out adds 0406b4fab946 Renamed traverseDecl to TraverseDecl in a test adds 398dc06ad015 [AArch64] Make AArch64 specific assembly directives case i [...] adds d035c832c3f9 [lldb] Try to fix writing outside temp dir from 4bafceced6 [...] adds 8bcf976841f5 [mlir][spirv] Add `const` qualifier for static arrays adds 2d0d4235a282 [InstCombine] Add test for -expensive-combines option; NFC adds 2ca092f32095 [InstCombine] Support disabling expensive combines in opt adds 10d0e2882bbe [InstCombine] Split assume test in expensive and not; NFC adds 77befe54f7d7 [InstCombine] Fix worklist management in return combine adds a922e23101b8 [mlir] Improve documentation in ModuleTranslation MLIR to LLVM IR adds 29779894af42 [mlir][spirv] Add lowering from `loop.if` to `spv.selection` adds 78f82e162ec0 [VectorOps] Update vector transfer read op comments. adds 522c030aa9b1 [InstCombine] Fix worklist management in DSE (PR44552) adds b9d2bf38e86e [libTooling] Fix bug in Stencil handling of macro ranges adds f343544b8138 [mlir] Generator converting LLVM intrinsics defs to MLIR ODS adds 0bcfafc5e71d [SeparateConstOffsetFromGEP] Fix: sext(a) + sext(b) -> sex [...] adds ab974161ba69 [llvm-nm] Don't report "no symbols" error for files that c [...] adds 859e379ffbbb [mlir][spirv] Explicitly set the size of static arrays adds 12e479475a89 Rename DW_AT_LLVM_isysroot to DW_AT_LLVM_sysroot adds 03689fe97f23 [perf-training] Ignore ' (in-process)' prefix from -### adds 2754a67ba9e9 Revert "[llvm-nm] Don't report "no symbols" error for file [...] adds 932b5d6fcad1 [test] Fix tests after D52810 adds a9f0025acd22 Reland "[llvm-nm] Don't report "no symbols" error for file [...] adds ecfd6d3e8418 [clang] Set function attributes on SEH filter functions co [...] adds 08f2b67d03ba [test] Fix test/ELF/lto/thinlto-obj-path.ll after D52810 adds 8fb29d4a5073 [mlir] Replace AbstractOperation::classof with a ClassID i [...] adds c1873631d0a8 [Hexagon] Refactor HexagonShuffle adds d0038012fd7f [InterfaceStubs][test] Add -triple to clang/test/Interface [...] adds 5cc99d05f563 [GlobalsModRef] Add invalidate method adds 9ab2cab220cf [Hexagon] Move testcase from c1873631d0a8f2acc to proper location adds f35b5a729705 [mlir][spirv] Explicitly construct ArrayRef from array adds eebdd85e7df4 [AMDGPU] allow multi-dword flat scratch access since GFX9 adds 62a50a95fc64 [BrachProbablityInfo] Add invalidate method. adds 630a8011e468 [CallGraph] Add invalidate method. adds 78d4096d037e [LazyCallGraph] Add invalidate method. adds 54356b4b8118 [UnitTests] Add invalidate methods. adds c1bc094f361b [TestQuoting] Use the fully qualified path for remote platforms. adds ec9a3cccd401 Update testcase for LLVM IR change (sysroot) adds 90bdb037276b Update clang test. adds fe085be1253f [Hexagon] Use itinerary for assembler HVX resource checking adds c33ba8c15858 [OPENMP]Improve debug locations in OpenMP regions. adds 5df53a225927 [SVE] Pass Scalable argument to VectorType::get in Bitcode Reader adds 927f8f40a4c2 [mlir][spirv] Explicitly construct ArrayRef from static array adds 447dcef79001 Revert "[SVE] Pass Scalable argument to VectorType::get in [...] adds 44aaca3de4f4 [libFuzzer] Allow discarding output in ExecuteCommand in Fuchsia. adds 37e2560d3d24 [Flang][mlir] add a band-aid to support the creation of mu [...] adds 60a0c612df51 [MLIR] LLVM dialect: Add llvm.atomicrmw adds c0176916a482 Attempt to fix Go syntax error adds 94dd096f35a2 Revert "Attempt to fix Go syntax error" adds c17aee67f100 Revert "Rename DW_AT_LLVM_isysroot to DW_AT_LLVM_sysroot" adds 7b30370e5bcf Move the sysroot attribute from DIModule to DICompileUnit adds 6ab89c3c5df8 [ELF] Allow R_PLT_PC (R_PC) to a hidden undefined weak symbol adds 510758dae2a8 debugserver: Pass -arch flags to mig invocation as needed adds 22af2cbefc86 [ms] [llvm-ml] Add placeholder for llvm-ml, based on llvm-mc adds 7628e474a591 [xray] Add xray-ignore-loops option adds 1d62be244108 [clang][xray] Add -fxray-ignore-loops option adds 97ba483026cd [xray] Allow instrumenting only function entry and/or only [...] adds 63c4261720a7 Pass length of string in Go binding of CreateCompileUnit adds 0361a961c241 [mlir] [VectorOps] Rename Utils.h into VectorUtils.h adds 3ae38d95e6c0 [InstSimplify] add test for select of FP constants; NFC adds a8b9c9360111 [InstSimplify] add test for select of vector constants; NFC adds cd40bd0a32e2 hwasan: Move .note.hwasan.globals note to hwasan.module_ct [...] adds a8a9c8e0a11a [libc++] Optimize / partially inline basic_string copy con [...] adds 64c4dcb5eef2 [mlir][Linalg] Extend linalg vectorization to MatmulOp adds a93aa5347641 [lldb/Docs] Fix formatting for the variable formatting page adds 049c437c40c4 [libcxx] Introduce LinuxRemoteTI for remote testing adds 383ff4eac1db [CMake] Use LinuxRemoteTI instead of LinuxLocalTI in Cross [...] adds d3db13af7e5c [profile] Support counter relocation at runtime adds 9b9c68a2d6ad hwasan: Remove dead code. NFCI. adds 128e1ebd9310 [CMake] Prefer multi-target variables over generic target [...] adds 9f6c6ee6b9b6 [MemDepAnalysis/VNCoercion] Move static method to its only [...] adds d081962dead0 Merge memtag instructions with adjacent stack slots. adds 6afa0e88e325 [gn build] fix build after 22af2cbefc adds 49dc3a94671d [gn build] Port d3db13af7e5 adds a42fd84cff26 Remove redundant CXXScopeSpec from TemplateIdAnnotation. adds 1d568bf9605c Remove AllTargetsAsmPrinters adds c7453fad0625 [libc] Replace the use of gtest with a new light weight un [...] adds 423e3db6a820 Remove unneeded FoldingSet.h include from Attributes.h adds ec9628318d79 AMDGPU/GlobalISel: Select DS append/consume adds 592de0009f64 AMDGPU/GlobalISel: Select llvm.amdgcn.update.dpp adds a4451d88ee45 Consolidate internal denormal flushing controls adds df7900e21824 TableGen/GlobalISel: Don't check exact intrinsic opcode value adds ee2de95507a1 [MLIR] LLVM dialect: modernize and cleanups adds ff171acf8420 [WebAssembly] Track frame registers through VReg and local [...] adds 46ed93315fce [IR] Remove some unnecessary cleanup in Module's dtor, and [...] adds 58b10df54ffd DebugInfo: Move SectionLabel tracking into CU's addRange adds 509b78883d4f [lldb/Makefile.rules] Force the default target to be 'all' adds 546f8f426463 [lldb/testsuite] Modernize 2 test Makefiles adds 6d0d86a64d30 [DAG] Add helper for creating constant vector index with c [...] adds 027931899763 [Concepts] Requires Expressions adds 47c88bf709d4 [X86][SSE] Add some v16i8 reverse + endian swap style shuf [...] adds 69bc450882fc [X86] Rename lowerShuffleAsRotate -> lowerShuffleAsVALIGN adds baa84d8cde94 Revert "[Concepts] Requires Expressions" adds 0eeddf1ac590 Revert "[ms] [llvm-ml] Add placeholder for llvm-ml, based [...] adds add95990508e [Support] Explicitly instantiate BumpPtrAllocatorImpl adds ff6be0ca25ce Revert "[Support] Explicitly instantiate BumpPtrAllocatorImpl" adds 80146fc13ada [test] clang/test/InterfaceStubs/externstatic.c requires x [...] adds 2981eceec337 [debugserver] Share code between Enable/DisableHardwareWat [...] adds e3d92b7442ea [mlir] Fix compilation with VS2019. adds 002ec79f979b [mlir] NFC: Rename index_t to index_type adds f78f15a60ee4 [lldb/Test] XFAIL TestRequireHWBreakpoints when HW BPs are [...] adds ed9cc6404e7f [llvm-exegesis][mips] Fix -Wunused-function after D72858 adds a0f50d731639 [Concepts] Requires Expressions adds e68c1e00eba4 [Concepts] Fix name-type conflict compilation issues adds 9583a3f26258 [AsmPrinter] Delete dead takeDeletedSymbsForFunction() adds 0cb415c18909 [X86][BranchAlign] Suppress branch alignment for {,_}__tls [...] adds 5fa2022ec005 [X86] Remove X86ISD::FILD_FLAG and stop gluing nodes together. adds 26ba1f77b55e [DebugInfo][test] Change two MIR tests to use -start-befor [...] adds a72d15e37c5e [XRay] Set hasSideEffects flag of PATCHABLE_FUNCTION_{ENTER,EXIT} adds 9a24488cb67a [CodeGen] Move fentry-insert, xray-instrumentation and pat [...] adds 46be16897706 fix doc typos to cycle bots adds 4612e48d2fd9 [gn build] Port a0f50d73163 adds d82adf328fb5 Allow space after C-style cast in C# code adds 14c044756e77 [clang-format] Add IndentCaseBlocks option adds ea2be452542c [clang-format] Expand the SpacesAroundConditions option to [...] adds badc7e6cf9fe Remove extra "\01" prefix in EH docs adds 70b53a301888 Fix gcc `-Wunused-variable` warning. NFC. adds 84217ad66115 [ORC] Add weak symbol support to defineMaterializing, fix [...] adds 8e8a75ad5082 [TargetRegisterInfo] Default trackLivenessAfterRegAlloc() to true adds a7818e6f29c1 fix doc typos to cycle bots adds 886d2c2ca75f [BranchRelaxation] Simplify offset computation and fix a b [...] adds 0ee1db2d1d7a [X86] Try to avoid casts around logical vector ops recursively. adds 819421745c5c Reorder targets in alphabetical order. NFC. adds 13fa4e2e5ae6 PR42108 Consistently diagnose binding a reference template [...] adds add2b7e44ada List implicit operator== after implicit destructors in a vtable. adds 7a9fa76be742 Undo changes to release notes intended for the Clang 10 br [...] adds d15fad2653d4 [libc++][libc++abi] Fix or suppress failing tests in singl [...] adds fc817b09e25d [mlir] NFC: Fix trivial typos in comments adds eaab1bf21e1d [StackColoring] Remap FixedStackPseudoSourceValue frame in [...] adds 5e51f7554217 [ARM] Favour post inc for MVE loops adds d6075726b901 [ARM] MVE VLDn post inc tests. NFC adds ff2e67a4f708 [ARM] MVE VLDn postinc adds 345e8ed4fcfe [LLVMgold][test] Fix llvm-nm test after D72658 adds 11e8e324441a [llvm-mc] - Produce R_X86_64_PLT32 relocation for branches [...] adds 854f7be20a0c [test] Simplify CodeGen/PowerPC/stack-coloring-vararg.mir adds 93175a5caa08 [IndVarSimplify][LoopUtils] rewriteLoopExitValues. NFCI adds 547530cc6a82 [llvm-objdump] - Fix the indentation when printing dynamic tags. adds 84c4c87e04a4 Recommit "[DWARF5][DebugInfo]: Added support for DebugInfo [...] adds 10357e1c89b3 [LoopUtils] Better accuracy for getLoopEstimatedTripCount. adds 952a540b2199 [test] On Mac, don't try to use result of sysctl command i [...] adds cfe97681cdbf [NFC][LoopUtils] Minor change in comment according to revi [...] adds 8cba99e2aa93 [ARM][MVE] Tail-Predication: rematerialise iteration count [...] adds 06e73f071ae1 [lldb/DWARF] Change how we construct a llvm::DWARFContext adds eaa454845902 [X86][SSE] Add PACKSS SimplifyMultipleUseDemandedBits 'sig [...] adds 61b563408012 [clangd] Remove a stale FIXME, NFC. adds 514e3c3694a3 Add missing tests for parent traversal adds 122443a95052 Compare traversal for memoization before bound nodes container adds 1f946ee2faba [clang][CodeComplete] Propogate printing policy to FunctionDecl adds af7e1588727c [LV] Vectorizer should adjust trip count in profile information adds 8248190a730c Fix clang-formatting for recent commits adds b7af1bfa6e31 [lldb/DWARF] Simplify DWARFDebugInfoEntry::LookupAddress adds 39f1335486ea Make SymbolFileDWARF::ParseLineTable use std::sort instead [...] adds 9a3ff478235c Fix the invisible-traversal to ignore more nodes adds 27df2d9f556c [lldb] Don't process symlinks deep inside DWARFUnit adds 468ca490c603 [lldb] Allow loading of minidumps with no process id adds 7e717b399055 [AArch64][SVE] Extend int_aarch64_sve_ld1_gather_imm adds 8b2eb7c494b2 [mlir] Add in-dialect lowering of gpu.all_reduce. adds 01bfb366acf3 [llvm-profdata] Fix hint message since argument format has [...] adds f3e73e88fdd6 [ARM,MVE] Fix confusing MC names for MVE VMINA/VMAXA insns. adds f63f5a228f30 [mlir] clarify LangRef wording around control flow in regions adds 22447a61d405 [lldb] Mark the implicit copy constructor as deleted when [...] adds de34b54edce4 [SCEV] Swap guards estimation sequence. NFC adds da9c93f330e0 [InstSimplify] fold select of vector constants that includ [...] adds 65bab53afb8b [lldb][NFC] Add test for iterator invalidation during code [...] adds 5f6dfa800e0b [ms] [llvm-ml] Add placeholder for llvm-ml, based on llvm-mc adds b10a0eb04adf [ARM][MVE][Intrinsics] Take abs() of VMINNMAQ, VMAXNMAQ in [...] adds 46b9563cf68a [Alignment][NFC] Use Align with CreateElementUnorderedAtom [...] adds 03c2a59cd696 [libomptarget] Implement smid for amdgcn adds 6ccebe004446 Fix build - removing legacy target reference. adds 24b7b99b7d68 [llvm-exegesis][NFC] Disassociate snippet generators from [...] adds 9ecfaad7573b [gn build] Port 24b7b99b7d6 adds 7bee94410ce2 [InstCombine] form copysign from select of FP constants (PR44153) adds abd0ab389ee3 [FileCheck] Clean and improve unit tests adds 7fee4fed4c75 Add support for Linux/Musl ABI adds 3de9a5db629a [clangd] Avoid redundant testcases in rename unittest, NFC. adds 4c9d6914453d clang-format: [JS] fix `??` opreator wrapping. adds 366356361cf3 [OPENMP]Fix PR44578: crash in target construct with captur [...] adds a81e0442bdb1 [FileCheck] Make Match unittest more flexible adds 9c06c10fbae9 [SelectionDAG] GetDemandedBits - fallback to SimplifyMulti [...] adds a42c3eb599cb [clang-tidy] Add check for CERT-OOP57-CPP adds 0a71ac8494d7 [gn build] Port a42c3eb599c adds b37f6d3af100 [llvm-exegesis] Remove unused variable after D72928 adds 67420f1b0e9c [lldb/Util] Add a utility to run transparently capture and [...] adds a17ad3592ff8 [lldb/Test] Check that attribute exists before comparing i [...] adds ea99c0996348 [OpenMP] affinity little fix for FreeBSD adds 04de24e690d3 [lldb/IOHandler] Improve synchronization between IO handlers. adds fb3d9153c01b [clangd] Fix DocumentOutline for concepts adds d053b7a2978e [lldb/Docs] Add lldb-x86_64-fedora to the CI page adds f6418d72f572 AMDGPU/GlobalISel: Add documentation for RegisterBankInfo adds b70e4efb75bf [mlir] Generalize broadcastable trait operands adds 2e42cc7a50e8 [NFC] small rename of private member in InlineCost.cpp adds fdb9cc7dc560 Fix printer for llvm.addressof symbol name that need escaping adds c12a5917d2f2 [Hexagon] Add support for Hexagon/HVX v67 ISA adds 8615eeb45561 AMDGPU: Partially merge indirect register write handling adds 9b13b4a0e3a1 AMDGPU: Prepare to use scalar register indexing adds 317fdcd09ae9 AMDGPU: Cleanup and generate 64-bit div tests adds c81fe34718d7 [lld][ELF] Don't apply --fix-cortex-a53-843419 to relocata [...] adds d232c215669c [AsmPrinter] Don't emit __patchable_function_entries entry [...] adds edd4398f4cd3 Revert "PR17164: Change clang's default behavior from -fla [...] adds e5823bf806ca AMDGPU: Don't create weird sized integers adds 385fb337de97 AMDGPU: Generate test checks adds fa40b41168f6 Revert "[libc++] Optimize / partially inline basic_string [...] adds d1da63664f4e [lld][RISCV] Print error when encountering R_RISCV_ALIGN adds e446322f73fe [llvm-objcopy][ELF] Allow setting SHF_EXCLUDE flag for ELF [...] adds c72aa27f9178 AMDDGPU/GlobalISel: Fix RegBankSelect for llvm.amdgcn.ps.live adds 38bdb94120b7 [clangd] Fix rename for explicit destructor calls adds b16f82ad3b09 Revert "[MachO] Add a test for detecting reserved unit length." adds 5721483b6425 [AMDGPU] Fix -Wunused-variable after e5823bf806ca9fa6f8758 [...] adds 02c1321139d6 [MC] Improve a report_fatal_error adds e15fb06e2d0a [RISCV] Pass target-abi via module flag metadata adds a80291ce10ba Revert "[AMDGPU] Invert the handling of skip insertion." adds 65f6ee618e72 [gn build] Port a80291ce10b adds fffea2842d28 [MLIR] LLVM Dialect: add llvm.cmpxchg and improve llvm.ato [...] adds ff9877ce34b8 [ARM][MVE] Enable masked scatter adds 6b4f86f65f16 Reapply: [MachO] Add a test for detecting reserved unit length. adds dbd0ad33668e [LLD][ELF] Add support for INPUT_SECTION_FLAGS adds a672f579a2f6 Regenerate rotated uxt tests adds 8d2e6bdbe144 [TargetLowering] SimplifyDemandedBits - Pull out InDemande [...] adds d6f4cfdbd792 [llvm-exegesis] Add support for AVX512 explicit rounding o [...] adds 5f5f47856489 [DAG] Fold extract_vector_elt (scalar_to_vector), K to und [...] adds 89e6601fb152 [llvm-readelf][llvm-readobj] - Fix the indentation when pr [...] adds bc29069dc401 [analyzer] Enable PlacementNewChecker by default adds 4e8116f4692e [ELF] Refactor uses of getInputSections to improve efficiency NFC adds 1f7b95d038e6 [lldb][NFC] Convert LLDB_LOGF to LLDB_LOG in ClangASTSource.cpp adds 87632b9e0618 [llvm-exegesis] Fix support for LEA64_32r. adds 9a52ea5cf9ca Create a gpu.module operation for the GPU Dialect. adds 3f9b6b270f87 [lldb] Use llvm::stable_sort in Line adds bc8a1ab26fba [Alignment][NFC] Use Align with CreateMaskedLoad adds 295aea807892 [llvm-readobj] - Remove rpath.test. adds 139771f8b02d [Alignment][NFC] Use Align with CreateElementUnorderedAtom [...] adds 5181c67febc8 AMDGPU/GlobalISel: Add some baseline tests for unmerge leg [...] adds fccd0da5ee6f [clang-tidy] New check: bugprone-misplaced-pointer-arithme [...] adds 65a31a97b459 [gn build] Port fccd0da5ee6 adds 18a96fd573b1 [lldb/DWARF] Fix a leak in line table construction adds 5e70f4bdc159 [lldb/breakpad] Use new line table constructor adds 651fa669a237 [TargetLowering] SimplifyDemandedBits ANY_EXTEND/ANY_EXTEN [...] adds f651c402a221 [clangd] Capture the missing injected class names in findE [...] adds b065902ed458 [X86] combineBT - use SimplifyDemandedBits instead of GetD [...] adds 47f99d2ca8ad [SelectionDAG] GetDemandedBits - remove ANY_EXTEND handling adds d7032bc3c009 [PowerPC][NFC] Reclaim TSFlags bit 6 adds 81f385b0c6ea Make dropTriviallyDeadConstantArrays not quadratic adds f04284cf1d49 [TargetLowering] SimplifyDemandedBits ISD::SRA multi-use handling adds 6a24339a4524 [ARM] Follow AACPS standard for volatile bit-fields access width adds 2147703bde1e Revert "[ARM] Follow AACPS standard for volatile bit-field [...] adds 1256d68093ac [RISCV] Check the target-abi module flag matches the option adds 1fbb1d6df011 [clangd] Drop returntype/type when hovering over type-ish names adds 020041d99b50 Update spelling of {analyze,insert,remove}Branch in string [...] adds a6883017ea9a [Clang] Un-break scan-build after integrated-cc1 change adds 3023352a7d09 [mlir][spirv] Simplify scalar type size calculation. adds 7b8dc8c57697 [libcxx] Support Python 3.8 in the test suite adds 305bf5b21dbd [Hexagon] Add support for Hexagon v67t microarchitecture ( [...] adds a731c6ba94d0 [lldb/Initializers] Move all macOS initializers into Platf [...] adds 24d7a0935bea [HIP] use GetProgramPath for executable discovery adds 2e667d07c773 [FPEnv][SystemZ] Platform-specific builtin constrained FP [...] adds 7a8b0b1595e7 [StackColoring] Remap PseudoSourceValue frame indices via [...] adds 72b8bad1505b [lldb/Hexagon] Include <mutex> adds 8e1f0974c280 [PowerPC] Delete PPCSubtarget::isDarwin and isDarwinABI adds cf263807a6c0 [lldb/tools] Update lldb-test's system initializer adds 372cb38f4510 [Codegen] Emit both AssumeAlignedAttr and AllocAlignAttr a [...] adds 6b2f820221c7 [NFC][Codegen] Use MaybeAlign + APInt::getLimitedValue() w [...] adds 68122b5826b5 [APFloat] Extend conversion from special strings adds 9148b8b734e7 [OpenMP][Offloading] Fix the issue that omp_get_num_device [...] adds a95965d467c2 [APFloat][unittest] Fix -Wunused-variable after D69773 adds dd18729b2a7a [Attr][Doc][NFC] Fix code snippet formatting for attribute [...] adds 9aba2ced34b2 [debugserver] Delete macOS/PPC debug server implementation adds 0b336b6048ae [APFloat] Add support for operations on Signaling NaN adds 441aebc5235a [debugserver] Delete stale code referencing ppc adds f63d76373879 [TableGen] Use a table to lookup MVE intrinsic names adds 7c9bcba644c4 [lldb] Add a setting to not install the main executable adds f2dc179d686a [mlir][ods] Fix StringRef initialization in builders adds 3ef169e586f4 [WebAssembly][InstrEmitter] Foundation for multivalue call [...] adds 561fa844777c [scudo][standalone] Allow sched_getaffinity to fail adds 6cf95ac22343 [Hexagon] Add REQUIRES: asserts to a testcase using -debug-only adds 9bb11785dca6 Revert "[lldb] Add a setting to not install the main executable" adds 95116c591fab [lldb] Add a setting to not install the main executable adds 28857d14a86b [WebAssembly] Split and recombine multivalue calls for ISel adds ff1f3cc1a12e [GISelKnownBits] Make the max depth a parameter of the analysis adds 2d77e0b9f22a Fix tests of constant folding of fp operations on NaN values adds cbf08d0f5751 [mlir] Fix LLVM intrinsic convesion generator for overload [...] adds 6b9a5e6f05f9 [lld][Hexagon] Add General Dynamic relocations (GD) adds 41fcd17250fa [Sema] Avoid Wrange-loop-analysis false positives adds 020ed6713d88 [clang-tidy] Fix check for Abseil internal namespace access adds 2a879e6884bb [APFloat][unittest] Fix -Wsign-compare after D69773 adds b6c62ef08715 [lldb/Platform] Re-add ifdef's to guard macOS-only code. adds 5260bc2497bb Allow arbitrary capability name in Thread Safety Analysis adds a8c2f76cd258 Removing an accidentally duplicated line of test code to f [...] adds b0b2b7e09926 Revert "[Clang] Un-break scan-build after integrated-cc1 change" adds 89e43f04ba87 Revert "List implicit operator== after implicit destructor [...] adds aa91ce3e1dd5 [lldb/CMake] Add check-lldb-shell and check-lldb-api targe [...] adds fd109308a7b7 AMDGPU/GlobalISel: Legalize G_PTR_ADD for arbitrary pointers adds 0478eadf73c1 [lldb/DataFormatters] Fix the `$$deference$$` synthetic child adds 7b771ed44848 [APInt] Fix tests that had wrong assumption about sdivs wi [...] adds 9a5a6e946513 AMDGPU/GlobalISel: Merge G_PTR_ADD/G_PTR_MASK rules adds 133a7e631cee [PATCH] Reland [Clang] Un-break scan-build after integrate [...] adds 757fe53994c1 [SLP] Add a test showing miscompilation in AltOpcode support adds f42994f228d2 [Matrix] Hide and describe matrix-propagate-shape option. adds a6492e22711e [IR] Value::getPointerAlignment(): handle pointer constants adds e47965bf64e6 AMDGPU/GlobalISel: Merge trivial legalize rules adds 535ed62c5fcb [AArch64] Add custom store lowering for 256 bit non-tempor [...] adds 83a131b27642 Fix an over-suspend bug with LaunchInNewTerminalWithAppleS [...] adds 0feedebf4f4b [lldb/Plugin] Rename AddressSanitizerRuntime for consisten [...] adds 7745990dd932 [lldb/Plugin] Rename TSanRuntime for consistency with plug [...] adds 623c3c4cf96b [lldb/Plugin] Rename UBSanRuntime for consistency with plu [...] adds fc1e85511241 [lldb/Plugin] Rename MainThreadCheckerRuntime for consiste [...] adds be9604247e33 [lldb/Plugin] Move DisassemblerLLVMC for consistency with [...] adds e1d6d3685293 [SLP] Don't allow Div/Rem as alternate opcodes adds fa001767f085 Fix typos adds 6e73fee78083 List implicit operator== after implicit destructors in a vtable. adds e03ead6771fc [Concepts] Placeholder constraints and abbreviated templates adds 89e19e8eddd6 [mlir][Linalg] Add tensor support to Linalg EDSC Builders adds c0a26a35ee24 Revert "[mlir][Linalg] Add tensor support to Linalg EDSC B [...] adds 5fdad8e3f803 [clang-tidy] Fix check for generic lambda invented templat [...] adds 67a87753225e [AArch64] Don't generate gpr CSEL instructions in early-if [...] adds a156da5fb361 [clang/Darwin] Remove __llvm_profile_counter_bias from exp [...] adds b933d37cd377 [Concepts] Constraint Satisfaction Caching adds 8ae404a2f6ba [libc++] Make sure std::is_scalar returns true for block types adds 55c81d4282c5 [test] Use yaml2obj -o %t instead of > %t adds d9e619631204 [polly] XFAIL memset_null.ll. adds bb9b964072eb [Concepts] Fix circular AST->Sema dependency in ASTConcept.cpp adds 62e4b501ab3b Revert "[Concepts] Placeholder constraints and abbreviated [...] adds f65d4aa96082 [llvm] NFC: fix trivial typos in documents adds dac7cda3a84e [libcxxabi] NFC: Fix trivial typos in comments adds ce2207abaf9a [ORC] Add support for emulated TLS to ORCv2. adds c38e42527b21 [clang][IFS][test] Temporary work around for in-process cc [...] adds e0a6093a744d [ORC] Fix a missing move in ce2207abaf9. adds e53a9d96e6a0 Resubmit: [AMDGPU] Invert the handling of skip insertion. adds 6b4b3e2856dc [AMDGPU] SIRemoveShortExecBranches should not remove branc [...] adds debd2dcd098a [gn build] Port e53a9d96e6a adds 98e55477558a [ORC] Update examples to incorporate changes in ce2207abaf9. adds a90a6502ab35 [DA][TTI][AMDGPU] Add option to select GPUDA with TTI adds b54aa053d3ae Update clang-interpreter example to incorporate changes in [...] adds 7bdc83f34016 [LICM] Don't cache AliasSetTrackers when run under legacy PM adds 1d1ebb9e592b [lldb/Initializers] Move all ObjC initializers into AppleO [...] adds 97d000da2e60 [ORC] Fix the LLJITWithObjectCache example to address chan [...] adds 2e25d75aaa22 [AArch64][GlobalISel] Fix llvm.returnaddress(0) selection [...] adds c9a39a896c95 [lldb] Add a display name to ClangASTContext instances adds 3a906a9f4e6b [VE] i<N> and fp32/64 arguments, return values and constants adds de51559fa680 [Concepts] Fix incorrect recovery in TryAnnotateTypeConstraint adds a133cbaad5b2 [clang][index] Index the injected class name types. adds 3593b5b3e9ce [llvm-as] Fix assembling of index with multiple summaries [...] adds 5d4e89975714 [clangd] Handle the missing injectedClassNameType in targetDecl. adds 935729e4c63a Change the googlemock link adds 0157a74bec3d [lldb] Fix an asan error from 27df2d9f556c adds 7984b47401f7 [mlir][orc] unbreak MLIR ExecutionEngine after ORC changes adds 45538b5fb280 [Concepts] Fix bug when referencing function parameters in [...] adds c04b9ba59580 [ARM][MVE] Clear MaskedInsts vector adds eaa594f4ec54 [llvm-readobj] - Rewrite gnuhash.test test to stop using p [...] adds 1d549e68d4ac [Doc] Update requirements for masked load/store adds 5be8b2ec4a0f [llvm-exegesis] Serial snippet: Restrict the set of back-t [...] adds 889a4f55c910 [lldb] s/lldb/%lldb in two tests adds 0957233320eb [Alignment][NFC] Use Align with CreateMaskedStore adds e57a9abc4b01 [Concepts] Placeholder constraints and abbreviated templates adds 67d4c9924c1f Add support for (expressing) vscale. adds 7b81c3f8793d Revert "[Concepts] Fix bug when referencing function param [...] adds 9570f1e5a612 [clangd] Do not duplicate TemplatedDecls in findExplicitRe [...] adds e727f39ec0b1 [LLD][ELF][ARM] Don't apply --fix-cortex-a8 to relocatable links. adds cdcc4f2a44b5 [AArch64][SVE] Add intrinsic for non-faulting loads adds c42fe24754f4 [lld/ELF] PR44498: Support input filename in double quote adds 3d7177acd751 [lldb/DWARF] Remove one more auto-dwo method adds 201c646b2b99 Remove extra ';' to fix Wpedantic. NFCI. adds 963f26818693 [X86][SSE] combineExtractWithShuffle - pull out repeated e [...] adds 178562fb352d [mlir] Enable specifying verify on OpInterface adds 4460cb5bcd73 [mlir][spirv] Add lowering for composite std.constant. adds ecc7dae50c41 Extend misc-misplaced-const to detect using declarations a [...] adds 2accdb6ae190 [llvm-mca][NFC] Regenerate tests @HEAD. adds c784e5451b29 Use SelectionDAG::getShiftAmountConstant(). NFCI. adds 80656fd7aef0 [SelectionDAG] getShiftAmountConstant - assert the type is [...] adds c0f53ed80662 [InstCombine] add tests for fneg+fadd; NFC adds 64e95282012a AMDGPU: Fix missing immarg on llvm.amdgcn.interp.mov adds b94d3b9b77a0 AMDGPU/GlobalISel: RegBankSelect interp intrinsics adds e3b15ed376f3 Revert "Extend misc-misplaced-const to detect using declar [...] adds 4481eefbe842 [ASTImporter] Properly delete decls from SavedImportPaths adds 9c928649a085 AMDGPU: Fix interaction of tfe and d16 adds a722cbf77cc6 AMDGPU/GlobalISel: Handle atomic_inc/atomic_dec adds 70096ca111ee AMDGPU/GlobalISel: Fix RegbankSelect for llvm.amdgcn.fmul.legacy adds e0f0d0e55cc7 [MachineScheduler] Allow clustering mem ops with complex a [...] adds 4cf16efe4976 [AArch64][SVE] Add patterns for unpredicated load/store to [...] adds 0b83e14804c4 [ARM] MVE Gather Scatter cost model tests. NFC adds e9c198278e21 [ARM] Basic gather scatter cost model adds dc69265eea88 [VE] setcc isel patterns adds 0ade2abdb01f [InstCombine] fneg(X + C) --> -C - X adds 968561bcdc34 Unconditionally enable lvalue function designators; NFC adds a174f0da62f1 AMDGPU/GlobalISel: Add pre-legalize combiner pass adds bcd91778fe7e AMDGPU: Do binop of select of constant fold in AMDGPUCodeG [...] adds 2fe500ab5bb4 AMDGPU: Look through casted selects to constant fold bin ops adds e93e1b621c4d AMDGPU: Fix typo adds 83b67526d5c2 [VE] select and selectcc patterns adds 9dc9f7ca145e [lldb/Target] Sort CMakeLists (NFC) adds e3d352c54119 AMDGPU/GlobalISel: Fold constant offset vector extract indexes adds 04a151710e8b [mlir] Swap use of to_vector() with lookupValues() in LLVM [...] adds 3524d4412cff AMDGPU/GlobalISel: Fix RegBankSelect for G_INSERT_VECTOR_ELT adds d1dbb5e4718a AMDGPU/GlobalISel: Select G_INSERT_VECTOR_ELT adds 3215f7c7a81f [compiler-rt] [builtins] Fix clear_cache_test to work with [...] adds 349f6bb873df [gn build] (manually) port a174f0da62f adds 52ec7379adfa AMDGPU/GlobalISel: Fold add of constant into G_INSERT_VECTOR_ELT adds a14aa7dabde3 [X86][SSE] combineExtractWithShuffle - extract(bictcast(sc [...] adds 0cb274de397a [RISCV] Support ABI checking with per function target-features adds bb562d1af0e9 AMDGPU/GlobalISel: Keep G_BITCAST out of waterfall loop adds 0bf434ccd562 AMDGPU: Fix element size assertion adds a8ff6c0b0971 [AArch64] Add test for DWARF return address signing adds ddbc728828c7 [PGO][PGSO] Update BFI in CodeGenPrepare::optimizeSelectInst. adds dd09ec1208bd AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp8 adds c05f23e409a7 AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp adds fb8a3d18340e Regenerate test/CodeGen/ARM/vext.ll. NFC. adds 2d0fcf786c5c Precommit NFC part of DAGCombiner change. NFC. adds 45a4aaea7fdf [NFC][XCOFF] Refactor Csect creation into TargetLoweringOb [...] adds 1192d7b25472 AMDGPU/GlobalISel: Handle 16-bank LDS llvm.amdgcn.interp.p1.f16 adds 300997c41a00 [AArch64] Don't rename registers with pseudo defs in Ld/St opt. adds fd98eccf984f [gn build] [win] produce symbolized stack frames in releas [...] adds dfe9f130e07c Revert "Unconditionally enable lvalue function designators; NFC" adds 990acd450cf1 [scudo][standalone] Reduce Android region sizes to 128MB adds 5114d55dde49 [Flang] add some cmake code to allow for out-of-tree build [...] adds bfcfa53c3df6 Revert "[gn build] [win] produce symbolized stack frames i [...] adds cd470717d158 Revert "[DA][TTI][AMDGPU] Add option to select GPUDA with TTI" adds 58991ba77377 [ARM] Mark MVE loads/store as not having side effects adds 5340434c94c4 [X86][SSE] combineExtractWithShuffle - extract(bitcast(bro [...] adds 635cbef5056e [CMake][Fuchsia] Disable in-process cc1 adds 1e4764e10324 Add a comment about when we can remove this construct; NFC. adds c2a250e1c43c [Concepts] Fix bug when referencing function parameters in [...] adds 8f21acbf52bb [gn build] reformat all build files again adds 90cfbb81674e Add LLVM_VALUE_FUNCTION to Optional::map(); NFC adds 1b8eab179db4 AMDGPU/R600: Emit rodata in text segment adds eec36909c18b [mlir] Add baseAttr to TypedArrayAttrBase. adds efb130fc9305 [LoopDeletion] Teach LoopDeletion to preserve MemorySSA if [...] adds 8edf037aebdf Add a bit of documentation on attribute spellings that wer [...] adds 84c5f1963700 Extend misc-misplaced-const to detect using declarations a [...] adds 38c68047b041 [SVE] Pass Scalable argument to VectorType::get in Bitcode Reader adds 363d27c871f4 [x86] fold vperm2x128 to concat of 128-bit high half vectors adds 8ded83ff7e04 [llvm-cov] Add support for -skip-functions to lcov adds 15f1d5d14425 [libFuzzer] Add INFO output when LLVMFuzzerCustomMutator i [...] adds 7dc49f77ee50 R600: Fix failing testcase adds 89c8866c0417 Convert AssertTrue( A == B) to AssertEqual(A, B) in TestOb [...] adds 31662e67e089 [lldb/Util] Fix lldb-repro now it doesn't take a path to lldb adds 536612df4b49 [lldb/Test] Use lit's capabilities to skip lldb-repro tests. adds 8401698fb57e [lldb/Reproducer] Correctly instrument enum values adds 90f58eaeff5f [ODRHash] Factor out functionality for CXXRecord ODR diagn [...] adds ed80c86c8854 [PatternMatch] Add m_APInt/m_APFloat matchers accepting undef adds 68d7f06092e5 Clang] Fix expansion of response files in -Wp after integr [...] adds 9aa816a816b3 [PowerPC] Collect some CallLowering arguments into a struc [...] adds efba7ed05e50 [PatternMatch] Make m_c_ICmp swap the predicate (PR42801) adds f55b033c0280 [TestStdModuleSysroot] Only run locally. adds 5bb8d28e61cc [mlir][Linalg] Add tensor support to Linalg EDSC Builders adds 16b9410caa35 [X86] Cast to __v4hi instead of __m64 in the implementatio [...] adds 80c34f94acdb [InstCombine] Add test for PR44529; NFC adds 0b83c5a78fae [InstCombine] Combine neg of shl of sub (PR44529) adds b32013baec1d [www] Update cxx_status page to list changes on the Clang [...] adds 4c2b0a636615 [lldb/Utility] Don't forward directories to the file collector adds 6ae61f7675d6 [lldb/Test] Skip script interpreter tests reading from std [...] adds 6baf31b7c1e1 [LoopIdiomRecognize] Reduce variable scope. [NFCI] adds b5b6126d97eb [IndVarSimplify] Cleanup spaces and reduce variable scope [NFCI] adds 1f45914b4289 Embed a zero-length /dev/null in darwin-debug for the spec [...] adds 0e9374e3740f [nfc][libomptarget] Remove SHARED annotation from local variables adds df839cfda09d [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LI [...] adds 4751e4f8c24b Revert "[cmake] Fix clang builds with BUILD_SHARED=ON and [...] adds c4144caf9b86 [lldb/Reproducer] Disable buffering of stdout during replay adds adc4faf532bf [IndVarSimplify] Teach IndVarSimplify to preserve MemorySSA. adds 39ae86ab72d7 [AArch64TTI] AArch64 supports NT vector stores through STNP. adds 83a093b8ecc8 [lldb/Reproducer] Mark some driver tests as unsupported f [...] adds d42baff45d97 Replace old-style cast of null pointer with nullptr adds 9be5c1353889 [lldb/Test] Add check-lldb-repro target adds 9b5a9f2fab17 [lldb/Test] Fix type in add_lit_testsuite adds 48490e3247af [lldb/Docs] Document testing strategies for the reproducers adds 3f5976c97dbf [RISCV] Fix evaluating %pcrel_lo against global and weak symbols adds cf2b498d2840 [llvm/Transforms] Fix warning: private field 'MSSA' is not used adds ddfe8751b16a [test] Fix lld/test/ELF/riscv-pcrel-hilo-error.s after D73211 adds f14f2a856802 [LV] Fix predication for branches with matching true and f [...] adds 4d14772f5c29 AMDGPU/GlobalISel: Remove redundant or patterns adds e05025637781 AMDGPU/GlobalISel: Fix generated wave64 checks adds 45f630d729e2 [libcxx] [test] Don't assert that moved-from containers wi [...] adds 53a28bd8917c [LICM] NFC. Remove AST caching infrastructure adds 5e017c12d22a [DWARF] Allow empty address range tables. adds dcff3961c2d0 [DWARF] Return Error from DWARFDebugArangeSet::extract(). adds d6f39cfed06c [DWARF] Make dwarf::getUnitLengthFieldByteSize() constexpr. NFC. adds a0f367f792ac [DWARF] Make dwarf::getDwarfOffsetByteSize() a free functi [...] adds 6332990721d9 [DWARF] Support DWARF64 in DWARFDebugArangeSet. adds ed9851a0a682 [DWARF] Better detect errors in Address Range Tables. adds 1b15965932c4 [gn build] Port dcff3961c2d adds 15ac72771430 Fix build bot failures. adds 6fc9e601494f NFC. Remove obsolete SimpleAnalysis infrastructure adds 660076645315 NFC. Add PR44320 IR test case. adds 1db1b8b8b357 [lldb/Test] Don't add a check-* target as dependency in ad [...] adds 0e3ae353a472 [Concepts] Profile TypeConstraints in ProfileTemplateParam [...] adds 5a9ef6c15f37 [DWARF] Support 64-bit DWARF in .debug_pubnames and simila [...] adds c985e7b07db2 Revert "[Concepts] Profile TypeConstraints in ProfileTempl [...] adds 62c221b5090c [Concepts] Profile TypeConstraints in ProfileTemplateParam [...] adds 99960de7414a [DWARF] Get rid of DWARFDebugNames::HeaderPOD. NFC. adds 8306f55bfa2b [DWARF] Eliminate the DWARFDebugNames::Header::Padding field. adds 4a8dbc617d0b [SSAUpdater] Don't call ValueIsRAUWd upon single use replacement adds 9dbc1ab23268 [LLD][COFF] Enable linking of __declspec(selectany) symbol [...] adds 6d2510d30a01 [llvm-exegesis] Restrict to allowed back-to-back instructi [...] adds 6e3b0cc2fb9e [lldb][NFC] Rename ClangASTContext to TypeSystemClang adds 46acce42b322 [Object][test] - Remove readobj-elf-versioning.test and su [...] adds 5f6ff716417a [llvm-readobj][test] - Add a check for --dyn-syms. adds 4662f6e1c778 [test] Avoid loop-unroll.c test getting confused by fadd i [...] adds a1e0b53490af [lldb][NFC] Delete empty file source/Host/linux/ProcessLau [...] adds 5c02fe1faabd Revert "[Concepts] Placeholder constraints and abbreviated [...] adds 04fd20415612 [llvm-exegesis] Allow the randomizer to fail nicely... adds 90c01357b817 [mlir] Shrink-wrap anonymous namespaces around the classes [...] adds 91b0956f3886 [NFC][DwarfDebug] Use proper analog GNU attribute for the [...] adds e6b0ce70bdd8 [LLD] [COFF] Silence a GCC warning about an unused variable. NFC. adds 98da49d97919 [SelectionDAG] Compute Known + Sign Bits - merge INSERT_SU [...] adds 03cae086f41c [SelectionDAG] ComputeKnownBits - merge EXTRACT_VECTOR_ELT [...] adds f1ad192915f6 [FileCheck] Strengthen error checks in unit tests adds e8fc8507dacb [llvm-exegesis] Don't use unsupported aliasing instructions adds 772e49319322 [ARM,MVE] Revise immediate VBIC/VORR to look more like NEON. adds 4321c6af28e9 [ARM,MVE] Support immediate vbicq,vorrq,vmvnq intrinsics. adds aa0f37e14a87 [AArch64][SVE] Add first-faulting load intrinsic adds 1e0174a93cfd Treat C# `using` as a control statement adds 279fa8e0064e [Alignement][NFC] Deprecate untyped CreateAlignedLoad adds 2f6987ba61cc [LoopRotate] add ability to repeat loop rotation until non [...] adds 48d4ba8fb295 [SelectionDAG] Compute Known + Sign Bits - merge INSERT_VE [...] adds 0d1468db5853 [NFC][RDA] Make the interface const adds d6a97b049f75 [gn build] Port 2f6987ba61c adds b482e1bfe29d [CodeGen] Make use of MachineInstrBuilder::getReg adds c8695ba9cdeb Revert "[mlir] Add baseAttr to TypedArrayAttrBase." adds ce23515f5ab0 [tablegen] Emit string literals instead of char arrays adds 98ea4b30c2c4 [ARM,MVE] Make the MVE intrinsics work in C++! adds 9187073f3e05 [VE][NFC] re-write RR* isel class using null_frag adds 24364cd12bbf [clang][CodeComplete] Make completion work after initializ [...] adds 41784bed0154 Revert "Resubmit: [JumpThreading] Thread jumps through two [...] adds 784204fd7edd [VE] add, sub, left/right shift isel patterns adds a8c5a461a8e8 [Dsymutil][Debuginfo][NFC] #4 Refactor dsymutil to separat [...] adds e464b31c1565 Revert "[tablegen] Emit string literals instead of char arrays" adds cc4b716a379f [Hexagon] Remove unused operand definitions: s10_0Imm and [...] adds 398175e5c718 Fix GCC warning/error '-fpermission'. NFC. adds 49f7bc9e1e50 [hip] Remove `-Werror=format-nonliteral` adds f3c508fe9160 [OPENMP]Fix use of local allocators in allocate clauses. adds ad24cf2a9420 [OpenMP] change omp_atk_* and omp_atv_* enumerators to low [...] adds c1cac2082768 [X86][AVX] Add AVX1/AVX2 ashr vector tests adds fc5bbbf328bc [SelectionDAG] ComputeNumSignBits - add ISD::SUB demanded [...] adds 0c943c611774 [NFC][ARM] Add test adds dfec702290e4 AMDGPU: Check for other uses when looking through casted select adds 59f95222d4c5 [Alignment][NFC] Use Align with CreateAlignedStore adds d1de6dc17cdd [X86][SSE] Add ComputeNumSignBits tests for (ADD (AND X, 1 [...] adds 0fec8acdd82a [SelectionDAG] ComputeNumSignBits - add ISD::ADD vector support adds e256a775ebfc clang-cl: Parse /QIntel-jcc-erratum adds 4faf71a14338 GlobalISel: Use Register adds 618fa77ae4dd AMDGPU/GlobalISel: Select V_ADD3_U32/V_XOR3_B32 adds 05532575e88a [RDA] Skip debug values adds 5911268e441c [analyzer] Improve FuchsiaHandleChecker's diagnostic messages adds b481f028144c [Concepts] Placeholder constraints and abbreviated templates adds e25eee4db78f [SelectionDAG] ComputeNumSignBits - add ISD::ADD demanded [...] adds 98e37af27231 [X86] Add AVX512 tests for vector rotations adds e4a58bd53860 [X86] Add test showing failure to remove vector rotate by zero adds 0ec25a031616 [X86] LowerRotate - early out for vector rotates by zero adds 8d1ed2940d95 [mlir] Fix vectorize transform crashing on none-op operand adds 58ceb81d318b [SVE] Add SVE2 patterns for unpredicated multiply instructions adds 3c545e4b7318 [openmp] Disable archer if LIBOMP_OMPT_SUPPORT is off adds b81a337be7bc [LoopUnroll] Avoid UB when converting from WeakVH to `Value *` adds 1e57038bf21e [ELF] Pass `Relocation` to relaxGot and relaxTls{GdToIe,Gd [...] adds 9c5b5977224b [AArch64][test] Fix tests after D72799 adds f2ccd5a956cd [AArch64][test] Fix MC/AArch64 tests after D72799 adds a0f627d58428 [IndVarSimplify] Fix for MemorySSA preserve. adds 794b8a0329d1 [lldb] s/lldb/%lldb in another test adds be9f09c768f9 [mlir] Add option to use custom base class for dialect in [...] adds 6770de9b8d93 [LoopIdiomRecognize] Teach LoopIdiomRecognize to preserve [...] adds 458676db6e41 [WPD/VFE] Always emit vcall_visibility metadata for -fwhol [...] adds 9ad044a38c00 Include phabricator.uri in .arcconfig adds a4cfb15d15a8 [Sema] Sanity-check alignment requested via `__attribute__ [...] adds c2a9061ac516 [Sema] Attempt to perform call-size-specific `__attribute_ [...] adds d096f8d306b2 [IR] Attribute/AttrBuilder: use Value::MaximumAlignment ma [...] adds e819f7c9feb4 [Codegen] If reasonable, materialize clang's `AssumeAligne [...] adds 5ffe6408ffb6 [Codegen] If reasonable, materialize clang's `AllocAlignAt [...] adds b749af6a1ff4 [Sema] Don't disallow placing `__attribute__((alloc_align( [...] adds fac9941e5701 AMDGPU: Fix ubsan error adds 00756b182398 Revert "[Sema] Attempt to perform call-size-specific `__at [...] adds 210f0882c9e5 Revert "[Sema] Sanity-check alignment requested via `__att [...] adds c6c5dbc824c5 [clangd] Add C++20 concepts support to findExplicitReferen [...] adds cbcd07a4815f [clangd] Add C++20 concepts support to TargetFinder adds e5caa156b446 [PDB] Simplify API for making section map, NFC adds 0fbf28f7aae0 [ELF] --no-dynamic-linker: don't emit undefined weak symbo [...] adds fa2fc81d3464 Re-add documentation for -flax-vector-conversions= removed [...] adds 1624cba78249 Partially revert "[IR] Attribute/AttrBuilder: use Value::M [...] adds 6672a4f5b64f [lldb/Commands] Fix, rename and document column number arg [...] adds 29c7e6c8c97f Clang added a new feature to the ObjC compiler that will t [...] adds 12627450609c [CMake][NFC] Refactor iOS simulator/device test configurat [...] adds 06569361d018 [CMake][NFC] Refactor iOS simulator/device test configurat [...] adds 9d9b470e69ac [CMake] Refactor iOS simulator/device test configuration g [...] adds 966b5182babe Change internal_start_thread arguments to match pthread_create. adds cc14de88da27 [CUDA] Fix order of memcpy arguments in __shfl_*(<64-bit type>). adds 9c2eb220edd5 [ThinLTO] Summarize vcall_visibility metadata adds 4d33a8dfcf67 [Concepts] Add ExpressionEvaluationContexts to instantiati [...] adds 86e5b56a7ca1 AMDGPU/GlobalISel: Fix RegBanKSelect for llvm.amdgcn.exp.compr adds c77bbea9a671 GlobalISel: Add MIPatternMatch for G_ICMP/G_FCMP adds d42d5eb8ea77 [Concepts] Implement P1616R1 - Using unconstrained templat [...] adds 4ed7355e4485 [IPSCCP] Use ParamState for arguments at call sites. adds ed8222b2ca75 [mlir] [VectorOps] Implement vector tuple get folding adds d8acf8852dbf [lldb/Test] Disable command-breakpoint-col.test on Windows adds e174da447c18 [Clang][IFS][Test] Work around in-process cc1 ASAN issues #2. adds 8d508c597aaf [lldb/Test] Disallow using substituted binaries in shell test. adds 765b37abdfc0 [AArch64][GlobalISel] Fallback if the +strict-align target [...] adds fcaf5f6c01a0 [LLDB] Fix the handling of unnamed bit-fields when parsing DWARF adds 67c608a96954 [Concepts] Deprecate -fconcepts-ts, enable Concepts under [...] adds af3c243e9962 [tests] Use host-based XFAIL for test/MC/AMDGPU/hsa-gfx10-v3.s adds 71544135673e [NFC][ScopBuilder] Move RecordedAssumptions vector to ScopBuilder adds aabc3c59e131 [mlir] [VectorOps] fixed minor typos in vector ops doc adds 44b496758f17 [AArch64][GlobalISel] Remove duplicate attribute lookup co [...] adds 2af74e27ed7d [MS] Overhaul how clang passes overaligned args on x86_32 adds 9e66c4ec127e [Utils] Use WeakTrackingVH in vector used as scratch storage. adds 59733525d37c [LTO/WPD] Enable aggressive WPD under LTO option adds 30ae859c6967 [Attributor][FIX] Store alignment only holds for the point [...] adds 2baf000ecc06 [Attributor] `byval` arguments are always `noalias` adds d07b5a5525e6 [Attributor][NFC] Fix spelling adds e273ac4d8858 [Attributor][NFC] Add an assertion adds 30179d7ecf6a [Attributor][FIX][Alignment] Do not report a change if the [...] adds 73eaf62463b4 [Concepts] Make constraint expressions unevaluated until s [...] adds 1d091742908f [LoopStrengthReduce] Reuse utility method to clean dead in [...] adds 301a437250b0 [clang-tidy] Add clang-tidy headers to clang distribution adds 19c76989bb50 Fix bot failure from 59733525d37cf9ad88b5021b33ecdbaf2e18911c adds 47d7a81ba4bb [lldb/Util] Use md5 instead of python's hash function. adds 9dcf889d15dc [Attributor][NFC] Do not (try to) simplify void values adds ff6254dc2679 [Attributor][FIX] Handle non-pointers when following uses adds 5429c82db229 [Attributor][FIX] Avoid dangling pointers during code deletion adds 214ed3f676d2 [Attributor] Record dependences only when necessary adds 7ad17e008b0a [Attributor] Avoid REQUIRED dependences in favor of OPTIONAL ones adds 2531535984ad AMDGPU: Implement FDIV optimizations in AMDGPUCodeGenPrepare adds 356a4b433bf7 [clang][clang-scan-deps] Aggregate the full dependency inf [...] adds f394d22fa82d [Concepts] Update cxx_status.html with Concepts support status adds 22467e259507 Add function attribute "patchable-function-prefix" to supp [...] adds 01da05b71aa7 [X86][test] Add tests for -fpatchable-function-entry=N,M ( [...] adds 69bf40c45fd7 [Driver][CodeGen] Support -fpatchable-function-entry=N,M a [...] adds 90e630a95ecc Revert "[LTO/WPD] Enable aggressive WPD under LTO option" adds 838a28e234e0 [RISCV] Scheduler description for the Rocket core adds 580d7838dd08 [WebAssembly] Fix resume-only case in Emscripten EH adds c467faf23c7a [WinEH] Ignore lifetime.end PHI nodes in empty cleanuppads adds fe5f233a938f Fix assert that doesn't check anything. adds 46aa5c13c5fc [examples][ORC] Remove an unused parameter from IR in an L [...] adds fbb8642c1c4c [examples][ORC] Fix program names in calls to parse cl opt [...] adds bb7a5707ac00 [examples][ORC] Add an example of how to use a custom Obje [...] adds a2137d6e097c [X86] Add -flax-vector-conversions=none to all of the x86 [...] adds d92f77606aa6 [lldb/Util] Fix Python 3 incompatibility in lldb-repro adds be2bc6b1d0f6 [lldb/Util] Remove reproducers after replay adds d600ab3bb512 [Frontend] Delete some unneeded CC1 options adds a50567a31c75 [PowerPC][MC] Delete PPCMCExpr::IsDarwin adds 7596d3c50c4b [objc_direct] Allow for direct messages be sent to `self` [...] adds 52311d0483ee [objc_direct] do not add direct properties to the serializ [...] adds b14937cd1acc [llvm][TextAPI/MachO] Update variable names in unit tests. (NFC) adds 4274a610b3c2 [llvm][TextAPI/MachO] Extend TBD_V3 unittest to verify writing adds 808142876c10 [lldb][NFC] Fix all formatting errors in .cpp file headers adds 253379a56f62 [PowerPC] Delete IsDarwin from AsmPrinter functions adds 041fa5ad7c3c [lldb] Fix file header of Host/posix/FileSystemPosix.cpp adds 8973fae19512 [WPD] Allow load/save bitcoded index when running opt -who [...] adds daabc9a0285d [WholeProgramDevirt][test] Fix test after D73094 adds c83602fdf51b Recommit "[DWARF5][clang]: Added support for DebugInfo gen [...] adds 035c106f378d [DWARF][test] Test all the call-site realted attrs adds b3b68c0f802e [Format] Fix 'auto x(T&&, T &&)->F' with PAS_Left. adds 326c39b569e3 [clang][NFC] Remove redundant cast adds 7e123255861a [X86] Add test showing failure to remove vector rotate of [...] adds d3260bf5b2f7 [clangd] Errors in TestTU cause test failures unless suppr [...] adds ddbc077895ba [NFC][ARM] Make some params members instead. adds 0298a8751152 [doc][llvm-objcopy] Remove redundant COFF-specific sub-heading adds b9013351936d [mlir] Use all_of instead of a manual loop in IntrinsicGen. NFC adds aba80d0734d1 [llvm-libc] Add memory function benchmarks adds 0b45c2264a43 [SelectionDAG] rot(x, y) --> x iff ComputeNumSignBits(x) = [...] adds 36f12d2638f8 [lldb][NFC] Delete unused ClangASTImporter::CompleteDecl adds c0738d2480b9 [lldb][NFC] Fix formatting in ASTImporterDelegate::ImportImpl adds 4c4861b577cb [AArch64][SVE] Add intrinsics for FFR manipulation adds 0ae13766ffd8 [NFC][ARM] Add test adds 77cedb0cdb86 [lldb] Fix nondeterminism in TestCppBitfields adds d4b092b34125 [lldb/DWARF] Remove a workaround from DebugNamesDWARFIndex adds e37cdbeeabfb [X86][SSE] Add shufps+shufps test for fold through commutation adds 7d20e80225b3 [clangd] Show background index status using LSP 3.15 work- [...] adds 1af6209d64dc [llvm-readelf] - Improve dumping of objects without a sect [...] adds ba545c814bc1 [Sema] Try 2: Attempt to perform call-size-specific `__att [...] adds 2ee218f3653f [llvm-exegesis][NFC] Simplify code. adds 805c157e8aee [Alignment][NFC] Deprecate Align::None() adds 30fcd29fe479 [X86][SSE] lowerShuffleWithSHUFPS - commute '2*V1+2*V2 ele [...] adds 5e62e162cd03 [X86][SSE] Add another shufps+shufps test for fold through [...] adds 1b996faa1575 [clangd][Hover] Change arrow in return type back to → adds 06ae3748db8a [lldb][NFC] Cleanup some if conditions in ASTImporterDeleg [...] adds 5cee34013cfd [PowerPC][Future] Add prefixed instruction paddi to future CPU adds 0a002f679be4 [Sema] Try 2: Sanity-check alignment requested via `__attr [...] adds 8e96697c7df6 FileCheck [9/12]: Add support for matching formats adds 08ebd8c79e4b [VE] aligned load/store isel patterns adds 1d0972ff5eab [Sema] Introduce MaximumAlignment value, to be used instea [...] adds 6ef1ccecf7ae [clangd] Rename DiagnosticsConsumer -> ClangdServer::Callb [...] adds 76fa5d50f3d1 [clangd] Remove pesky ;. NFC adds f69eba07726a [llvm-objcopy][COFF] Add support for --set-section-flags adds a8c3608a27a8 [Sema] Provide declarations for MaximumAlignment, MaxAlign [...] adds 3fd5d1c6e7db [X86][SSE] combineTargetShuffle - permilps(shufps(load(),x [...] adds 80fd37f9d66e [analyzer] PthreadLock: Fix return value modeling for XNU [...] adds 15624a7bda9d [analyzer] PthreadLock: Add more XNU rwlock unlock functions. adds 152bc7ffdcd8 [analyzer] NFC: PthreadLock: Use CallDescriptionMap, modernize. adds dd22be1e3d98 [analyzer] PthreadLock: Implement mutex escaping. adds 1484d0f12add [analyzer] PthreadLock: Implement dead region cleanup. adds f5147765ba17 [DebugInfo][LiveDebugValues] Teach Live Debug Values About [...] adds 0fca35c652ff [VE] global variable isel patterns adds f1dab29908d2 [ELF][PowerPC] Support R_PPC_COPY and R_PPC64_COPY adds b535aa405a02 [ARM] Use reduction intrinsics for larger than legal reductions adds 0d61cd25a692 Verify that clang's max alignment is <= LLVM's max alignment adds 50a3ff30e158 [PatchableFunction] Allow empty entry MachineBasicBlock adds a33accde954f [PGO] Early detection regarding whether pgo counter promot [...] adds 0d90d2457c3b [LoopStrengthReduce] Teach LoopStrengthReduce to preserve [...] adds abd1927d4468 Fix some comment typos. NFC. adds 5dda92fcb0ce Add test for spaceship operator to __config adds 37aa16ebb713 [DA] Don't propagate from unreachable blocks adds c5bd3d07262f Support Swift calling convention for WebAssembly targets adds c2266463377a Resubmit: [DA][TTI][AMDGPU] Add option to select GPUDA with TTI adds 7a94d4f4ee43 Allow combining of extract_subvector to extract element adds 44b865fa7fea [AMDGPU] Allow narrowing muti-dword loads adds b35b7da46084 [PGO] Attach appropriate funclet operand bundles to value [...] adds 555d8f4ef5eb [AMDGPU] Bundle loads before post-RA scheduler adds 698d1cd3b815 Make address-space-lambda.cl pass on 32-bit Windows adds 6530136fe3f9 [gn build] Port 555d8f4ef5e adds 58592f6c4924 Include <cstdlib> for std::abort() in clangd adds a107f8641763 [GlobalsAA] Add back a check to intrinsic_addresstaken.ll [...] adds 4fdae24733d2 AMDGPU/GlobalISel: Add selection tests for G_ATOMICRMW_ADD adds 84e035d8f1d6 AMDGPU: Don't check constant address space for atomic stores adds d8328c0b6240 TableGen: Work around assert on Mips register definitions adds 9c346464c15c TableGen/GlobalISel: Handle non-leaf EXTRACT_SUBREG adds be8e38cbd978 Correct NumLoads in clustering adds 3f8b100e94b5 [clang-tidy] Add library for clang-tidy main function adds 36b887ed15a2 [gn build] Port 3f8b100e94b adds 87c46a312975 AMDGPU: Don't error on ds.ordered intrinsic in function adds 3b93945587a1 AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics adds b1f3a0f972f6 Revert a107f86 "[GlobalsAA] Add back a check to intrinsic_ [...] adds 8a81daaa8b58 [AST] Split parent map traversal logic into ParentMapContext.h adds da8bada93833 [gn build] Port 8a81daaa8b5 adds 596d06145a2b [GWP-ASan] enable/disable and fork support. adds 9fa0f236d501 [PATCH] [Target] Test commit adds 118efa5cda86 [LLDB][NFC] Adding clarifying comment in SymbolFileDWARFDe [...] adds d3bf06bc81e3 [DAGCombiner] Add combine for (not (strict_fsetcc)) to cre [...] adds 764f4089e89e [WebAssembly] Add reference types target feature adds 65eb11306e92 [WebAssembly] Update bleeding-edge CPU features adds 1df8549b2689 [msan] Instrument x86.pclmulqdq* intrinsics. adds 70cbf8c71c51 [X86] Make `llc --help` output readable again adds 2c1decc040db [X86] Break the loop in LowerReturn into 2 loops. NFCI adds 1e487e4c1682 clang: Only define OBJC_NEW_PROPERTIES when -x objective-c adds daee63f97412 [SelectionDag] Updated FoldConstantArithmetic method signa [...] adds e1440f594c14 [GWP-ASan] Add names to anonymous mappings. adds 9902c8e3c661 [lldb/debugserver] Unify the breakpoint/watchpoint interfa [...] adds 96f3ea0d21b4 [lldb/debugserver] Implement hardware breakpoints for x86_ [...] adds ec62bf2fd328 [libc] Move the implementation of mmap and munmap into a l [...] adds bce360b7048c Detect source location overflow due includes adds 632ba9fcb526 [codeview] Prune SimpleTypeSerializer.h headers, NFC adds e3a7c7713cd8 [lldb/Lit] Change the lldbtest format to behave more like [...] adds 303fddeeab10 [mlir] [VectorOps] Rewriting of vector.extract/insert_slic [...] adds 81b700e302b1 [sanitizer_common] Implement MemoryMappingLayout for Fuchsia adds 5d87b5d20296 [GISelKnownBits] Add support for PHIs adds aae707cd881f [lsan] Expose Frontier object to OS-specific LockStuffAndS [...] adds 38fd1806a169 [lsan] Factor pthread-specific assumptions out of thread t [...] adds 3da47749ddd0 [IR] Move CallBase::getOperandBundlesAsDefs out of line, NFC adds 0697bcb66f1d [Support] Split MallocAllocator out of Allocator.h adds dd8e0a0a23ba [Sema] Split availability processing into SemaAvailability.cpp adds de863bcc6c86 [Support] Fix up header comments after splitting Allocator.h, NFC adds 0ebc8e6c4216 [Sema] Remove unneeded TreeTransform.h includes, NFC adds 802bec896171 Revert "Reland: [DWARF] Allow cross-CU references of subpr [...] adds 9f69157bf4a0 Fix header includes after 0697bcb66f1d82f2fd447e9d13b74d14 [...] adds 8d35c798f198 [gn build] (manually) merge 81b700e302b1 adds ef7f3af760e7 [gn build] Port dd8e0a0a23b adds 04f131da0b19 DR1753: Don't permit x.NS::~T() as a pseudo-destructor name. adds c48974ffd7d1 [libunwind] Set LIBUNWIND_ASM_SOURCES to the ASM source la [...] adds 2bc38ab3d038 [lldb/Breakpoint] Recogize hardware breakpoints as such adds d8e0f4fae7a2 [lldb/Breakpoint] Include whether or not a breakpoint is a HW BP adds 86c944d79072 AMDGPU/SILoadStoreOptimizer: Improve merging of out of ord [...] adds fe9765762ce4 AMDGPU: Generate test checks adds 1ed561aa4bdc [lldb/Test] Update minidebuginfo-set-and-hit-breakpoint.test adds 1c90ce0c7617 [lldb/Test] Disable hardware check on arm/aarch64 adds cb297050bb02 AMDGPU/SILoadStoreOptimizer: Fix uninitialized variable error adds 18e6a65bae93 [Support] Fix race in threading test, found by TSan adds d08563486e06 [clangd] Make Notification a little safer. adds 6d485ff455ea Improve static checks for sprintf and __builtin___sprintf_chk adds 0f34ea5dc3cb [perf-training] Update ' (in-process)' prefix handling adds e298e216501a [mlir] Bootstrap doxygen config adds c8de7c8f501e [TargetLowering] SimplifyDemandedBits - Remove ashr if all [...] adds e47b56139885 [mlir] Revert MSVC specific part of whole_archive_link adds 435a60a5af48 [X86] Add tests showing ComputeNumSignBits's failure to se [...] adds e3c26a9d1b6a [SelectionDAG] ComputeNumSignBits - add support for rotate [...] adds 3f8916b2e898 [SelectionDAG] ComputeNumSignBits - add support for rotate [...] adds 481b79668c20 [X86] Add tests showing ComputeNumSignBits's failure to us [...] adds deb5819d6249 [ELF] Rename relocateOne() to relocate() and pass `Relocat [...] adds 3daa71ee0058 [SelectionDAG] ComputeNumSignBits - add DemandedElts suppo [...] adds 713562f54858 [Concepts] Transform constraints of non-template functions [...] adds 837e8a9c0cd0 [ELF][PPC32] Support canonical PLT adds 3fdd435a4b8d [X86] Use a macro to convert X86ISD names to strings in ge [...] adds 308571074c13 Mass update the MLIR license header to mention "Part of th [...] adds 2f45a93edfe4 [Support] `const`ify a method; NFC adds 70389be7a029 [ELF][PPC32] Support range extension thunks with addends adds 66f93071cdfc AMDGPU/GlobalISel: Clean-up code around ISel for Intrinsics. adds 4a5f9d9faf73 [TargetLowering] Respect recursive depth in SimplifyDemand [...] adds 4aea70ed3292 [FPEnv] Extended FPOptions with new attributes adds 1a81b296cda5 [X86][SSE] combineCommutableSHUFP - permilps(shufps(load() [...] adds 377e86d12ebe [X86][AVX] Add tests showing combineCommutableSHUFP failur [...] adds ae21e37eb43e [mlir][spirv] Add spv.GroupNonUniformElect and spv.GroupNo [...] adds 60d541e1b9dc [mlir][spirv] Relax verification to allow flexible placement adds 91d6655a296f [mlir][spirv] NFC: expose builtin func op conversion pattern adds 09f9deaff206 [mlir][spirv] NFC: simplify load/store builder call sites adds 8d6884a15e86 [mlir][spirv] Create builtin variable in nearest symbol table adds cc034a58832b [IR] masked gather/scatter alignment should be set adds f29204d38888 NFC: Implement AST node skipping in ParentMapContext adds 5043962dd315 [Concepts] Fix parsing of scope specifier in compound-requ [...] adds fa19d67a2a23 [X86][AVX] Extend combineCommutableSHUFP to handle v8f32 a [...] adds f99ef5455aad [InstCombine] Add extra shift(c1,add(c2,y)) tests for PR15141 adds 31019dfdf547 [NFC][MCA] Re-autogenerate all check lines in all X86 MCA tests adds 76fcf900d588 [X86][BdVer2] Polish LEA instruction scheduling info adds 0e0c65264aeb [libunwind] Fix building standalone after c48974ffd7d1676 adds a8d096aff6b1 [Concepts] Add missing null check to transformConstructor adds 29e411b3d6a4 [mlir] Expose getNearestSymbolTable as SymbolTable class method adds 9c24fca2a33f [Concepts] Fix incorrect TemplateArgs for introduction of [...] adds 17b8f96d65e4 [FPEnv] Divide macro INSTRUCTION into INSTRUCTION and DAG_ [...] adds 59d690850eeb [NFC] Fix typo in Clang docs adds b780df052dd2 [libunwind] Treat assembly files as C on mingw adds 941f20c3bd22 [MachineVerifier] Simplify and delete LLVM_VERIFY_MACHINEI [...] adds 2b66d32f3f4c [MIPS GlobalISel] Select count leading zeros adds 8bc7ba5b9ee0 [MIPS GlobalISel] Select count trailing zeros adds cbf03aee6d81 [MIPS GlobalISel] Select population count (popcount) adds 70f4c6e7b14f [clan-tidy] Fix false positive in bugprone-infinite-loop adds 2c1a142a78ff Fix missing dependency in LibcUnitTest adds d0a7cc717734 [Alignment][NFC] Use Align with CreateMaskedScatter/Gather adds a33427447df0 [llvm-readobj] - Add a test for --hash-table option. adds 5c6f8f73ff81 [llvm-readobj] - Add a test for --dyn-symbols when there a [...] adds 785c6b22914f [lldb][NFC] Improve documentation for CompletionRequest adds a311bebb53d4 [lldb][NFC] Give import-std-module tests a more unique file names adds 07c9d5326648 [Alignment][NFC] Use Align with CreateAlignedLoad adds e77c149f0e4d [llvm-readobj] - Refine --needed-libs implementation and a [...] adds b46baa82fc3e Don't separate imp/expl def handling for call site params adds 6c2df5d14f7a [ARM][LowOverheadLoops] Dont ignore VCTP adds b567ff2fa05c [ARM][MVE] Tail-predication: support constant trip count adds 0a57d14abf99 [ASTMatchers] Fix parent traversal with InitListExpr adds 13d4ef9ac0fa Improvements to call site register worklist adds 36a8f7f6d8f5 [clang-format] Handle escaped " in C# string-literals adds 548553eac7b5 [DWARF] Simplify DWARFExpression. NFC. adds 8f3d47c54ac2 [DWARF] Do not pass Version to DWARFExpression. NFCI. adds 9a952fd46277 [LLDB] Fix build failures after removing Version from DWAR [...] adds 77e6bb3cbad2 Re-land [Support] Extend TimeProfiler to support multiple threads adds 06d9230fef99 GlobalISel: Translate vector GEPs adds 8a6b948eb592 [MVE] Fixup order of gather writeback intrinsic outputs adds 2a160ba5b0ad GlobalISel: Reimplement widenScalar for G_UNMERGE_VALUES results adds af954e441a51 [WPD] Emit vcall_visibility metadata for MicrosoftCXXABI adds 4332f1a4c826 [AMDGPU] Fix GCN regpressure trackers for INLINEASM instructions. adds fcf5254fa792 [AMDGPU] Handle frame index base operands in memOpsHaveSam [...] adds 6461eadf8fff [AMDGPU] Handle multiple base operands in shouldClusterMemOps adds 1bf00219fc80 [AMDGPU] Handle multiple base operands in areMemAccessesTr [...] adds 2214bc81d0be AMDGPU: Allow i16 shader arguments adds 9965b12fd1bc Use pointer type size for offset constant when lowering lo [...] adds 739b410f1ff5 Add a warning, flags and pragmas to limit the number of pr [...] adds d89180972be1 [X86][AVX] Add test case from PR11210 adds fdaad485e620 AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store adds 07328944efb6 [mlir] LLVM import: handle constant data and array/vector [...] adds 84c3f05c8e3e [mlir] Harden error propagation in LLVM import adds 02656f29abda clang-format: [JS] options for arrow functions. adds ac0b9b4ccf3e AMDPGPU/GlobalISel: Select more MUBUF global addressing modes adds f1be770ff688 [DebugInfo] Make incorrect debug line extended opcode leng [...] adds c963b5fbd61a [test][llvm-dwarfdump] Add extra test case for invalid MD5 form adds 2b335e9aae85 [LoopUnroll] Remove remapInstruction(). adds bc3d900fa5fc AMDGPU/GlobalISel: Fix not using global atomics on gfx9+ adds 2f63d549f1e1 Restore "[LTO/WPD] Enable aggressive WPD under LTO option" adds 60249c2c3b9e [clangd] Only re-open files if their flags changed adds 4e69df091d4f Revert "AMDGPU: Temporary drop s_mul_hi_i/u32 patterns" adds 68051c122440 Revert "[StackColoring] Remap PseudoSourceValue frame indi [...] adds 97431831e569 Add pretty printers for llvm::PointerIntPair and llvm::Poi [...] adds a1d33ce73a5e AMDGPU/GlobalISel: Custom legalize v2s16 G_SHUFFLE_VECTOR adds 2d5e281b0fa0 [X86][AVX] Add a more aggressive SimplifyMultipleUseDemand [...] adds e37997cc0de0 [AMDGPU] Simplify test and extend to gfx9 and gfx10 adds bef27175c716 AMDGPU: Fix not using f16 fsin/fcos adds 0968234590d1 AMDGPU/GlobalISel: Minor refactor of MUBUF complex patterns adds d309b4ebe471 AMDGPU/GlobalISel: Add baseline tests for fma/fmad selection adds e60d6582604b AMDGPU/GlobalISel: Handle VOP3NoMods adds fc90222a9141 AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.load adds c98d98ba9b0f [analyzer] Fix handle leak false positive when the handle [...] adds 198624c39d18 AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.load.format adds ce7ca2caf2c2 AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.load adds 3ed88b052b19 [llvm][TextAPI/MachO] Support writing single macCatalyst platform adds 482e890d1f94 [tablegen] Emit string literals instead of char arrays adds 97711228fdae AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.load.format adds 53eb0f8c0713 [AMDGPU] Attempt to reschedule withou clustering adds 459cf6e5006a [mlir] [VectorOps] Lowering of vector.extract/insert_slice [...] adds 09ed0e44d9af AMDGPU/GlobalISel: Select llvm.amdgcn.raw.tbuffer.load adds 88c7b1642079 [analyzer] Simplify BoolAssignmentChecker adds e08f205f5c2c Reland (again): [DWARF] Allow cross-CU references of subpr [...] adds 369ea47b9249 [Symbolize] Handle error after the notes loop adds 27e3671ff49b [clang-tidy] readability-identifier-naming disregards para [...] adds 2d0b29e0de5b [clang] Fix covered default in switch adds 75d66f843404 AMDGPU/GlobalISel: Select llvm.amdcn.struct.tbuffer.load adds d2a9b87fee84 TableGen: Try to fix expensive checks failures adds 0957748cb788 [InstCombine] Add more negation tests; NFC adds bcfa0f592f8f [InstCombine] Move negation handling into freelyNegateValue() adds 242fed9d7fb9 [InstCombine] convert fsub nsz with fneg operand to -(X + Y) adds c72a6ac4b630 Revert "[clang-tidy] readability-identifier-naming disrega [...] adds e6d2583e45ef [OPENMP50]Track changes of lastprivate conditional in para [...] adds 533d650e947a AMDGPU/GlobalISel: Move llvm.amdgcn.raw.buffer.store handling adds a69c26a92722 AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.store[ [...] adds ab9762a9f574 Revert "[nfc][libomptarget] Remove SHARED annotation from [...] adds 0eb62d5b3fc8 AMDGPU/GlobalISel: Select llvm.amdgcn.raw.tbuffer.store adds c3075e6171b4 AMDGPU/GlobalISel: Select buffer atomics adds 9c801c48ee4a [NFC][IndVarSimplify] Autogenerate tests affected by isHig [...] adds 7bca4a28f591 [NFC][LoopVectorize] Autogenerate tests affected by isHigh [...] adds a095d149c2c8 Fix an assertion failure in DwarfExpression's subregister [...] adds e7e043724e7b [DAG] Enable ISD::EXTRACT_SUBVECTOR SimplifyMultipleUseDem [...] adds 51ba5b528a98 [mlir] add lowering from affine.min to std adds 74df89f67f17 [NFC][mlir][linalg] Merge Utils/Intrinsics.h into EDSC/Int [...] adds 747242af8dd0 [InstCombine] allow more narrowing of casted select adds f4c26d993bdc [analyzer] Add FuchsiaLockChecker and C11LockChecker adds 27f2e9ab1c80 [examples] Fix CMakefiles for JITLink and OrcError library [...] adds 6fb3d59746c7 [mlir] Remove 'valuesToRemoveIfDead' from PatternRewriter API adds cbbbd5b5f617 [GlobalISel] Make use of KnownBits::computeForAddSub adds 46044a6900e8 [gwp-asan] Implement malloc_iterate. adds d2a9739274f6 AMDGPU/GlobalISel: Eliminate SelectVOP3Mods_f32 adds aca68feaad0e remove a trailing space character (test commit) adds 94ec56b6d5e2 [lldb/Test] Use lit.local.cfg to mark whole directory as ( [...] adds 223a209027b4 [lldb/Commands] Make column available through _regexp-break adds 8e3f59b45ae1 [AArch64] Add option to enable/disable load-store renaming. adds c3b80adceef7 Fix StackSafetyAnalysis crash with scalable vector types. adds 34ab56904e30 Support zero size types in StackSafetyAnalysis. adds c7feb6b36aa8 [WinEH] Re-run stack coloring test for i686 adds 9521c18438a9 [IR] Keep a double break between functions when printing a module adds c3d20fd47200 [clang-tidy] readability-identifier-naming disregards para [...] adds 7c90666d2c3c [clang-tidy] readability-redundant-string-init now flags r [...] adds c7c5da6df301 Reland "[StackColoring] Remap PseudoSourceValue frame indi [...] adds 6874dfce3aef [clang-tidy] Fix bugprone-use-after-move when move is in n [...] adds 949294f39627 [Matrix] Add optimization remarks for matrix expression. adds f60671f049bc [LV] Remove nondeterminacy by changing LoopVectorizationLe [...] adds b1da8eba60f6 [runtimes] Fix installation for LLVM_RUNTIME_DISTRIBUTION_ [...] adds a308b98ecbb0 [runtimes] Support install-*-stripped targets adds 3a5acdc96363 [llvm] Fix file ignoring inside directories adds 62e228f8fdb0 [Matrix] Add info about number of operations to remarks. adds 6f07f304a294 [Matrix] Mark remarks test as AArch64 specific. adds af80b8ccc577 PR44684: Look through parens and similar constructs when d [...] adds 49532137d087 Make AST reading work better with LLVM_APPEND_VC_REV=NO adds ce674b131b66 [mlir] Add support for marking 'unknown' operations as dyn [...] adds aff4ed73268d [mlir][NFC] Update Operation::getResultTypes to use ArrayR [...] adds ab9e5598cdc7 [mlir] Refactor the implementation of Symbol use lists. adds b276dec5b65d [mlir] Add a DCE pass for dead symbols. adds d59e3429f3a6 [lsan] Support LeakSanitizer runtime on Fuchsia adds f4261e112129 [Clang] Enable -fsanitize=leak on Fuchsia targets adds 57540c96bef9 [mlir] Replace toy::DeadFunctionEliminationPass with symbo [...] adds 2533bc236148 Revert "[lsan] Support LeakSanitizer runtime on Fuchsia" adds 879c825cb808 [instrinsics] Add @llvm.memcpy.inline instrinsics adds 422dfea57779 [VE] enable unaligned load/store isel adds fe0d1b6a8ac5 [Clang] Warn about 'z' printf modifier in old MSVC. adds 5f87510c37cd Fix failing bot adds 6895a1c37e44 [mlir] NFC: use doxygen-style comments in AffineToStandard.cpp adds d9bff3be99ed Update tests for @llvm.memcpy.inline intrinsics adds cff7c149def2 [llvm-readobj][test] - Remove --symbols --dyn-syms part fr [...] adds 92600c2ec832 [VE] call isel with stack passing adds 664d2f5bad3e Add tanh lowering from Standard dialect to NVVM and ROCDL. adds 88d6f18225e1 [mlir] fixed invalid LLVM intrinsics in LLVMOPs.td and llv [...] adds af071f03f379 [clangd] Improve ObjC property handling in SelectionTree. adds 243f52b58bce [lldb] Cut off unused suffix in CompletionRequest::GetRawLine adds f4871ead55f5 [clangd] Support pseudo-obj expr, opaque values, and prope [...] adds a31a61dafeaa [clangd][Hover] Handle uninstantiated templates adds 00efeae34f22 [lldb][NFC] Simplify Materializer/Dematerializer constructors adds 4a331beadc3a [AMDGPU] Fix vccz after v_readlane/v_readfirstlane to vcc_lo/hi adds 8ed47b74300e [mlir] NFC: use ValueRange in AffineToStandard conversion adds fdcecefe30d8 Add lowering for loop.parallel to cfg. adds fba7574cb941 [docs] Clarify llvm.used semantics with less awkward wording adds 1b1276688300 [lldb/DWARF] Only match mangled name in full-name function [...] adds dea11473db38 [clangd] use SCOPED_TRACE to better trace the testcase in [...] adds b94191fecdba [DebugInfo] Make most debug line prologue errors non-fatal [...] adds 5c0516598436 Revert "[DebugInfo] Make most debug line prologue errors n [...] adds 3238b03c1977 [LLD][ELF][ARM] clang-format function signature [NFC] adds 4f38ab250ff4 [LLD][ELF][ARM] Do not insert interworking thunks for non [...] adds 3d1f0ce3b9f8 [X86] Add combination for fma and fneg on X86 under strict FP. adds 4c8817cddf6a [mips][NFC] Remove unused instruction formats adds 3239b5034ee9 [FPEnv] Add pragma FP_CONTRACT support under strict FP. adds d8de349951c2 Revert "[lldb/DWARF] Only match mangled name in full-name [...] adds 2e4977965b57 [ADT] Implicitly convert between StringRef and std::string [...] adds aec6210367de [ASTMatchers] Add cxxNoexceptExpr AST matcher adds 7ad879caa052 [NFC][RDA] typedef SmallPtrSetImpl<MachineInstr*> adds aaae6b1b6173 Revert "PR44684: Look through parens and similar construct [...] adds dba8cd5438c3 Fix sphinx build bot failure. NFCI. adds bb73210ba9f1 [lldb/PDB] Use the new line table constructor adds 78dc64989c2f [CodeMoverUtils] Improve IsControlFlowEquivalent. adds 4b414d9adef2 [PowerPC][Future] Add pld and pstd to future CPU Add the p [...] adds e916c8dfe461 Revert "[Clang] Warn about 'z' printf modifier in old MSVC." adds 9d212e83e920 [clang-format] Handle quotes and escaped braces in C# inte [...] adds 0d17410e9191 Prevent building with MSVC 14.24 adds cb74d2e1bdec [clangd] Make bin/llvm-lit run standalone clangd tests adds 731b140a52b0 [mlir][spirv] Add GroupNonUniform arithmetic operations. adds 993e3c926948 [scudo][standalone] Secondary & general other improvements adds 42e9478e0bbb [clang][CodeComplete] Support for designated initializers adds 39fe44024689 [clang] Fix EOL whitespace. NFC adds a32f894f17b3 [ADT] Remove more llvm::make_unique adds dc5777e51486 [gn build] Port a32f894f17b adds c4267b7b1371 Revert "[lldb/PDB] Use the new line table constructor" adds b7e415f37f38 [HIP] Fix environment variable HIP_DEVICE_LIB_PATH adds a911fef3dd79 [LV] Do not try to sink dead instructions. adds 9c54b423380d Fix warning of `-Wcast-qual`. NFC. adds f117f2cc7837 [OPENMP50]Check for lastprivate conditional updates in ato [...] adds de2dfc8b203f [LLD] Avoid exiting with a locked mutex NFC adds 6d614a82a423 Summary: This CL adds clang declarations of built-in funct [...] adds d1f849a284d9 [LV] Hoist code to mark conditional assumes as dead to cal [...] adds 7f93ff58e1bf [llvm] Fix broken cases of 'CHECK[^:]*$' in tests adds 03a6b858fde5 [lldb/Target] Add Assert StackFrame Recognizer adds 5d0ffbeb4d22 [Matrix] Mark expressions shared between multiple remarks. adds ac9b2a629742 Add missing clang tests for 6d614a82a4230ea69e322f56dc18dc [...] adds 954d04295b9b Revert "[lldb/Target] Add Assert StackFrame Recognizer" adds a928d127a52a [llvm-objcopy] Initial support for wasm in llvm-objcopy adds 9806b39dae18 [llvm-dwarfdump][Statistics] Distinguish functions/variabl [...] adds e76106e01c4b [llvm-dwarfdump][Statistics] Ignore DW_TAG_subroutine_type [...] adds 2e5d20bd4788 [llvm-dwarfdump][Statistics] Ignore declarations of global [...] adds da6a896e6b1b [WebAssembly] Add WebAssembly support to llvm-symbolizer adds 554791928088 Fix a crash when casting _Complex and ignoring the results. adds 14c2cf8e1874 [AArch64][GlobalISel] Don't bail out of the select(cmp(a, [...] adds 66e47a57205b [clang-tidy] adjust scripts to subsubsections in Release Notes adds 12fefeef203a [CUDA] Assume the latest known CUDA version if we've found [...] adds 987aa3435f45 Corrected clang amdgpu-features.cl test for 6d614a82a4230e [...] adds e7d5a8d0b4b0 [gn build] Port a928d127a52 adds 276a6b88898a [InstCombine] add tests for cmp with splat operand and spl [...] adds 57839e517815 [llvm-dwarfdump][Statistics] Count more than one conrete o [...] adds 5499e2f455ca [llvm-dwarfdump][Statistics] Distinguish parameters with s [...] adds 4b0a7fe008e6 [llvm-dwarfdump][Statistics] Make calculations of vars in [...] adds 3065ef0bf85a [lldb/Bindings] Sort headers in headers.swig adds b8d9ac08703b Fix test hip-device-libs.hip adds 2c03c899d505 [MBFI] Move BranchFolding::MBFIWrapper to its own files. NFC. adds b8461fc0c719 [gn build] Port 2c03c899d50 adds a1f6ff26814b [scudo][standalone] Fix Android logging adds e11b709b1922 [ELF][PPC32] Support --emit-relocs link of R_PPC_PLTREL24 adds b96e6859c993 llvm-symbolizer test: Add a bit of extra detail on how to [...] adds 60b884208427 [mlir] Optimize OpResult use case for single result operations. adds 16e82d855a1b [mlir] Add primitive transform pattern to rewrite linalg.f [...] adds 2b0e6fe2e268 [Fuchsia] Remove aarch64-fuchsia target-specific -mcmodel=kernel adds 90a10f00ff83 [lsan] Support LeakSanitizer runtime on Fuchsia adds 04488c485a88 Don't fail step out if remote server doesn't implement qMe [...] adds 56b7f595d2b4 [CMake] Set ASM compiler for external projects adds 7a717d82ff71 [InstCombine] refactor foldVectorCmp(); NFC adds b8c39e946265 Fix compiling with clang-cl inside a Visual Studio 2019 16 [...] adds 127d3abf25b3 [Instrumentation] Set hidden visibility for the bias variable adds cd0cff43925a [NFCI][LoopUnrollAndJam] Minor changes. adds 4aa8cdfeebec [LoopUnrollAndJamPass] Clean unnecessary includes. [NFCI] adds 1d58a7c82f77 [mlir][Linalg][doc] Add Design Document for the Linalg Dialect adds 776937c3e881 [gn build] (manually) port 90a10f00ff8 adds 6dea61215d2e [lldb] [test] Restrict x86-64-write register test to x86-64 adds 8e21d7b9249e [lldb/Reproducer] Include deserialized value in log statement adds eaabaf7e04fe Revert "[MS] Overhaul how clang passes overaligned args on [...] adds a2fb2c0ddca1 [GlobalMerge] Preserve symbol visibility when merging globals adds 7f434b91a95f [llvm] Ensure InlineCost-related fields are initialized adds c4f6fbe97135 [lldb] Remove ClangASTImporter from Target adds 4e799ada5860 [CodeGen] Attach no-builtin attributes to function definit [...] adds dba29f7c3b36 [AArch64][GlobalISel] Fold G_AND into G_BRCOND adds 1f85dfb2af1a [AArch64][SVE] Add SVE2 mla indexed intrinsics. adds 5eaf44f99f0a [lldb] Delete ValueObject::GetBaseClassPath adds adcd02683856 Make llvm::StringRef to std::string conversions explicit. adds 2e745ba6b0ba [runtimes] Fix passing lists to runtimes configures adds d8f6950828df [asan] Fix test compilation on Android API <= 17 adds 076da521f31a [libcxx] Link against android_support when needed adds 777180a32b61 [ADT] Make StringRef's std::string conversion operator explicit adds 159709f04fa5 [Support] Fix implicit std::string conversions on Win32. adds 620f5faf1f34 [lldb/Reproducer] Include result in recording statements adds 19580c3755a1 Fix implicit conversion in the lldb Python plugin adds e9326ed90678 [lldb/Reproducer] s/nullptr_t/std::nullptr_t/ adds 9a8d42e60803 [lldb/Plugin] Fix implicit conversion in GDBRemote adds c9909c22fe33 Fix implicit conversions in example code. adds a153d78c7eb0 [Driver] Fix implicit conversion guarded by #ifdef _WIN32 adds 00d834e08719 Fix more implicit conversions adds b1a8189d7d75 [NFC] Fix comment typo adds 05c19705d8ed [tblgen] Fix implicit conversion only diagnosed by g++ 6 adds 43a1c80508d1 Fix another implicit conversion in the directory watcher adds 84118fac3abe [NFC] Removing experimental designation for ninja in docs. adds 5976067d2c5c A bunch more implicit string conversions that my Clang did [...] adds 0d401fa36b53 Fix a couple more implicit conversions that Clang doesn't [...] adds 2f6b9edfa8a2 [AliasAnalysis] Add missing FMRB_* enums. adds ddf77f10a301 One more batch of things found by g++ 6 adds 8b6320c79d4b Address implicit conversions detected by g++ 5 only. adds 71b022ee55d4 [lldb] Remove unused header from ValueObject.cpp adds ce70eb76ea05 Fix AVR build after 777180a32b6107 adds 66dc46722878 [lldb/API] Implement the copy (assignment) constructor for [...] adds 92ecc306af6b [X86] Add test case for llvm.flt.rounds adds ca2abea29a4f [X86] Use SelectionDAG::getZExtOrTrunc to simplify some co [...] adds 95cb22d0f9f3 Fix xpc build after 777180a32b6107 adds 1dfe7b5be63e [lldb/API] Implement the copy (assignment) constructor for [...] adds 0eb64fcb89a5 Fix clangd-xpc-test-client build after 777180a32b6107 adds 735f90fe42e5 Fix one round of implicit conversions found by g++5. adds d966bf830fe1 [WebAssembly] Preserve debug frame base information throug [...] adds 9a5c448a31ba [clangd] Fix null check in FindTarget. adds a9bc7b83a402 Another round of GCC5 fixes. adds ede5cd9a45bd [lldb/API] Fix bogus copy assignment operator adds 2d92336db008 Another stab at making the gold plugin compile again adds 8359511c62b7 [CodeExtractor] Remove stale llvm.assume calls from extrac [...] adds a40b3e3b61a0 [NFC] Fix unused variable warning. adds 2b36e85542d2 GCC5 buildbot made it to clang. Fix implicit conversions i [...] adds bb39b52950e7 Fix conversions in clang and examples adds bd31243a34da Fix more implicit conversions. Getting closer to having cl [...] adds cd87e207ec7c Make bugpoint work with gcc5 again. adds f96f64d0f279 [driver][Darwin] Add an -ibuiltininc flag that lets Darwin [...] adds 42a25e7fe6ff Try harder to fix bugpoint with GCC5 adds 49ad3f614322 One more bugpoitn fix for GCC5 adds 0257a9218ba2 Fix polly build after StringRef change. adds b6dbd0f71fb9 [Attributor][NFC] Internalize helper function adds 02bd8180fc37 [Attributor][NFC] Improve debug messages adds 6626d1b7c0ef [Attributor][NFC] Remove ugly and unneeded cast adds 24ae77eebffb [Attributor] Mark a non-defined `null` pointer as `noalias` adds 53992c7bf777 [Attributor] Modularize AANoAliasCallSiteArgument to simpl [...] adds 224085409d02 [Attributor][FIX] Treat invalidated attributes as changed adds ea5fabe60c78 [Attributor] Reuse existing logic to avoid duplication adds 76843ba37f0b [Attributor][Fix] Initialize unused but loaded variable adds bc15bf66dcca [X86] matchAdd: don't fold a large offset into a %rip rela [...] adds a497e1b5ea7a [lldb] Use CompletionRequest in REPL::CompleteCode and rem [...] adds a5fb2e371ec2 [lldb] Complete return types of CXXMethodDecls to prevent [...] adds ab8b22d1c2d9 [lldb] Don't create duplicate declarations when completing [...] adds ac30ea2f877e [RDA][ARM] Move functionality into RDA adds 800a0f81e953 [ARC] Fix ARCTargetMachine after 777180a32b6107 adds e06444d982f0 [lldb] Fix windows build for the StringRef conversion oper [...] adds 757bdc64d33d Fix clang unnittest build with GCC 5 adds 0d893fda4305 [clangd] Add a symbol-name-based blacklist for rename. adds d53840ad3913 [VE][fix] Explicit StringRef to std::string conversion adds ad08c01d6c39 [AMDGPU] Simplify DS and SM cases in getMemOperandsWithOffset adds 93bbe7b2b5f4 [VE][fix] (more) explicit StringRef to std::string adds 4e3f4f03f3e4 [ASTMatchers] StringRef'ify hasName adds 6a2413c43509 [ARM64] Debug info for structure argument missing DW_AT_location adds f6bb58542aca [VE] fp32/64 fadd/fsub/fdiv/fmul isel patterns adds 7a6ebb5ba3ce [lldb] More windows StringRef fixes adds 7116e431c0ab [DebugInfo] Make most debug line prologue errors non-fatal [...] adds bd33a46213d3 [AArch64][SVE] Add SVE2 intrinsics for pairwise arithmetic adds ac2153546074 [ARM] Add documentation for -march= and -mfpu= command lin [...] adds 0ee4b027d37e Fix an implicit conversion in clang-tidy. GCC 5 complains [...] adds 55b0e9c9d5de [clangd][Hover] Make tests hermetic by setting target triplet adds 7830c2d44f53 [clangd] Get rid of delayed template parsing adds 63c8972562a4 [MLIR] Add OpenMP dialect with barrier operation adds 0b4a047bfbd1 [LLD][ELF][ARM] Do not substitute BL/BLX for non STT_FUNC [...] adds 6f6952780ba9 [clangd] add CODE_OWNERS adds bcb3e42fdfb3 [clangd] Go-to-definition on 'override' jumps to overridde [...] adds e864f937669c [clangd] Replace raw lexer code with token buffer in prepa [...] adds 17fadeffcce9 [clangd][vscode] Update lsp dependencies to pickup the pro [...] adds dc0d84f09e74 [NFC][ARM] Add test adds 3cf80822a906 [AArch64][SVE] Add SVE2 intrinsics for uniform DSP operations adds a324fcf1ae62 clang-format: insert trailing commas into containers. adds e6b55cbcdc4c [yaml2obj][obj2yaml] - Add lost test cases. adds d5dfd1350efb Add TagDecl AST matcher adds 4ec2a2673211 Fix clang test build adds cbc45e4e7521 Regenerate aarch64-neon-2velem.c CHECK lines adds 6b587ee23c62 [VE] Isel patterns for fp32/64 and i32/64 conversion adds f719b0ba13f4 [MVE][MC] evaluateBranch: add missing MVE opcode adds 2939fc13c8f6 [AArch64] Add IR intrinsics for sq(r)dmulh_lane(q) adds 87f6314f8cd1 [InstCombine] canonicalize splat shuffle after cmp adds fce8983a3c03 [clangd] Remove the temporary alias for clangd::Diagnostic [...] adds 0994c485e613 AMDGPU: Fix handling of infinite loops in fragment shaders adds 323bfde20c5f AMDGPU: Fix AMDGPUUnifyDivergentExitNodes with no normal returns adds 2103e08b3f61 More fixes of implicit std::string conversions adds c5c1bb33747a GlobalISel: Lower G_WRITE_REGISTER adds a9af1dc34d33 Analysis: Add max recursison to isDereferenceableAndAligne [...] adds 02adfb5155e5 AMDGPU/GlobalISel: Manually select scalar f64 G_FNEG adds ea1e3369f7a8 [mlir][Linalg] Introduce folding patterns to remove certai [...] adds c2dcdf95eba0 [libc] Fix benchmarks CMakeLists.txt adds 0bec0e71514a [VE] udiv/sdiv/urem/srem/mul isel patterns adds da58e68fdf1b [LoopFusion] Move instructions from FC1.Preheader to FC0.P [...] adds 9a08a3fab999 [Analyzer] Split container modeling from iterator modeling adds 13ab22ab22de Revert "AMDGPU: Fix AMDGPUUnifyDivergentExitNodes with no [...] adds 08b205bb4808 Revert "AMDGPU: Fix handling of infinite loops in fragment [...] adds df8f2774b6aa [gn build] Port 9a08a3fab99 adds 24ab761a60b1 LLT: Add changeNumElements adds 31e07692d7f2 Work around PR44697 in CrashRecoveryContext adds 79748add70d2 Fix MSVC lamdba default capture mode warning. NFCI. adds 01213f90700d [clang-tidy] Initialize token before handing it to the lexer adds 752e2e245ab6 AMDGPU/GlobalISel: Rewrite fadd select tests adds f717483acd5e GlobalISel: Assert on invalid bitcast in MIRBuilder adds c2ad7ee1a9ad [AMDGPU] override isHighLatencyDef adds 94e8ef4d4c7f AMDGPU/GlobalISel: Look through copies for source modifiers adds 87d98c149504 AMDGPU: Fix handling of infinite loops in fragment shaders adds ab2300bc154f [PassManagerBuilder] Remove global extension when a plugin [...] adds 96352e0a1bda AMDGPU/GlobalISel: Handle LDS with relocations case adds 0d7bd343127e [MachineScheduler] Ignore artificial edges when forming st [...] adds 68b102b97ac3 AMDGPU: Directly select 16-bank LDS case of llvm.amdgcn.in [...] adds b63629a58d72 GlobalISel: Fix mask computation in lowerInsert adds fef80a2946e5 [VE] (conditional) branch modification & isel patterns adds b136238bb4e5 Add a test extracted from D69557 "AsmParser: Allow FMF on [...] adds 62129878a66b AMDGPU/GlobalISel: Fix tablegen selection for scalar bin ops adds e5edd641fde0 [X86] Use a shorter sequence to implement FLT_ROUNDS adds 48bd6a098685 [DAGCombiner] visitIMINMAX - use general SelectionDAG::Fol [...] adds 4b04e1173575 [DAGCombiner] Sub/SUBSAT - use general SelectionDAG::FoldC [...] adds 6e82d0dfd8df [Clang][Bundler] Add 'exclude' flag to target objects sections adds d07a7895792a [AMDGPU] Cluster FLAT instructions with both vaddr and saddr adds 4bc07c332a2f [llvm][docs] LangRef for IR attribute `vector-function-abi [...] adds 90c31b0f428f [X86] Custom lower ISD::FROUND with SSE4.1 to avoid a libcall. adds 33fa6727b7ce [lldb/Reproducers] Add logging to the string template spec [...] adds f4ca2ac8225e [scudo] Skip building scudo standalone if sys/auxv.h can't [...] adds 6a74641e723b [InstCombine] Regenerate test checks; NFC adds 8093d37ed254 Fix switch covers all cases static analyzer warning. NFCI. adds 25b8e9638819 [DAGCombiner] ISD::MUL - use general SelectionDAG::FoldCon [...] adds 4a4ce14eb2c6 [ELF] Mention symbol name in reportRangeError() adds aa6ec19c5f42 Add dwarfdump support for DW_OP_regval_type. adds b4c911eccc4c [libcxx] Add a std::string_view pretty printer for libcxx. adds a5a4a47d6914 [AArch64] Fix data race on RegisterBank initialization. adds 8bb6c8a22af8 [AMDGPU] Fix data race on RegisterBank initialization. adds 91618d940ea3 [ARM] Fix data race on RegisterBank initialization. adds d7049213d0fc [SmallString] Add explicit conversion to std::string adds 816ee8a4239c DwarfExpression: Factor out getOrCreateBaseType() (NFC) adds 18dbe1b279c3 Run clang-format on DwarfExpression (NFC) adds ce07cdea3366 [lldb/Host] Fix implicit StringRef to std::string conversion adds 2605adb69c6f [AMDGPU][GlobalISel] Select 8-byte LDS Ops with 4-byte alignment adds b500c49cd4f8 [clangd] Don't mmap source files on all platforms --> don' [...] adds d2e2fc450e7a [ConstantFold][SVE] Fix constant folding for scalable vect [...] adds f7245ef8976d [DAGCombiner] ISD::SHL/SRA/SRL - use general SelectionDAG: [...] adds 0758ac4e0cfb Handle non-absolute include dirs properly for both dwarf4 [...] adds 8903e61b6611 [AsmPrinter][ELF] Define local aliases (.Lfoo$local) for G [...] adds 2ec954579a65 Revert "[ARM] Fix data race on RegisterBank initialization." adds af620fc36a2c Revert "[AMDGPU] Fix data race on RegisterBank initialization." adds 8f6761aa4125 Revert "[AArch64] Fix data race on RegisterBank initialization." adds cd68f4beaa24 attempt to fix symbolize-paths.s on windows adds b998d481daf2 attempt to fix symbolize-paths.s everywhere after cd68f4 adds 0da937bb5c2b [GlobalISel][IRTranslator] Follow convention and put const [...] adds 5171587a5f50 [InstCombine] Add undef/non-splat tests for add/sub + icmp [...] adds e086e23024e4 [InstCombine] Support non-splat vectors in icmp eq + add/sub fold adds fa44d72b9e43 [build] Fix runtimes build after 2e745ba6b0ba adds c64b56617da2 Print discriminators when printing .debug_line in GNU style. adds 9accbd58fb3f Add IntegerAttr::verifyConstructionInvariants. adds d3cea9547575 AMDGPU/GlobalISel: Fix tests in release build adds 7db4f2c6945a [libcxx] [Windows] Store the lconv struct returned from lo [...] adds 89195638bf9c [InstCombine] add splat binop tests; NFC adds c2b7e4e88a1a Rewrite test not to rely on StrEq with StringRef adds 1492b70a03d5 [PowerPC][Future] Add prefixed loads and stores for future CPU adds 00c2249910a1 [NFCI][AArch64][SVE] Set default DestructiveInstType in AA [...] adds 24962ced8141 [Loads] Handle simple cases with same base pointer with co [...] adds 363289b542d1 [gn build] Port 24962ced814 adds 050cd443ca7c [AArch64][GlobalISel] Fix TBNZ/TBZ opcode selection adds 5ea83eef4d6c Revert "[llvm-objcopy] Initial support for wasm in llvm-objcopy" adds a111ffbb03f7 [lldb] Fix build break in ProcessDebugger due to StringRef [...] adds e8e6e13176eb [gn build] Port 5ea83eef4d6 adds b9826408e4f6 [libc] Fix build after 777180a32b61070a10dd330b4f038bf24e916af1. adds c12f046eb96f [GlobalISel] Add new combine to convert scalar G_MUL to G_SHL. adds 0423ddfb817a [build] Fix LLVM_ENABLE_RUNTIMES override condition adds 4f2e2acc4b2d [NFC][AArch64][SVE] Rename Destructive enumerator from Des [...] adds c6bc10636cf3 [libc] Add a library of standalone C++ utilities. adds d88a5c398776 [SmallString] Remove StringRef indirection for std::string [...] adds 6cb830de6e4f [scudo][standalone] Revert some perf-degrading changes adds 91aa67bf290b [lldb/Reproducers] Add (de)serialization overload for char** adds 43d9f2d1e8ae [opt viewer] Python compat - decode/encode string adds 7f3280ecddbe AMDGPU/GlobalISel: Select permlane16/permlanex16 adds 29181e542621 [compiler-rt][profile] fix test/instrprof-set-filename.c o [...] adds c5fffa4da35f GlobalISel: Add observer argument to legalizeIntrinsic adds 228ea1a46cc8 [mlir] [VectorOps] consolidate all vector utilities to one [...] adds 35625464c6dd [X86] Fix the cost model for v16i16->v16i32 zero_extend/si [...] adds a10cec02f790 [X86] Improve X86 cmpps/cmppd/cmpss/cmpsd intrinsics with [...] adds 31ae0165c351 [LTO] Add optimization remarks for removed functions adds 442d8e7a91c8 [gn build] add a FIXME about using /Gw on win adds 446e4e4cf6d1 [lldb/Reproducers] Account for char** being a nullptr adds 91f863be4f04 [lldb/Reproducers] Add unittest for char** (de)serializer adds 791c9f1145f8 [Attributor] Fix TODO to avoid recomputation of results adds 93cdd310e16e [libc++] Explicitly specify LIBCXX_ENABLE_SHARED to try an [...] adds f2af0607000c [llvm-objcopy] Initial support for wasm in llvm-objcopy adds f0654875fb24 [gn build] Port f2af0607000 adds 89c2e733e80e [Attributor] Pointer privatization attribute (argument promotion) adds 7f49dc496682 [CMake][libcxx] Don't wrap __config_site path in quotes on [...] adds fa14522c219f [llvm][docs] Fix formatting in LangRef. [NFC] adds 14a16fae434a [llvm][NFC] Rename CallAnalyzer::onCommonInstructionSimpli [...] adds b2924d9956fd [llvm] Replace SmallStr.str().str() with std::string conve [...] adds 509e21a1b9de [clang] Replace SmallStr.str().str() with std::string conv [...] adds 3e24242a7dc9 [lld] Replace SmallStr.str().str() with std::string conver [...] adds 1ef8e8b41429 [X86] Don't exit from foldOffsetIntoAddress if the Offset [...] adds e28d8f9069b9 [lldb] Replace SmallStr.str().str() with std::string conve [...] adds 056f01f89561 [lldb/Reproducers] Assert when trying to get object for in [...] adds 12c185ac5e5c [lldb/Reproducers] Fix reproducer instrumentation formatti [...] adds 623cff81fef3 [llvm][VectorUtils] Tweak VFShape for scalable vector functions. adds 0e67212416f6 Revert "[lldb/Reproducers] Assert when trying to get objec [...] adds eb054577e9dd [X86] Add function isPrefix() adds 635fbcdd1bd0 Even more fixes of implicit std::string conversions adds 007a6a155c7e Revert "[X86] Don't exit from foldOffsetIntoAddress if the [...] adds 5e416ba943b7 Define _LIBCPP_HAS_TIMESPEC_GET for FreeBSD when appropriate adds 610f1d22f149 [AArch64][GlobalISel] During ISel try to convert G_PTR_ADD [...] adds 6b9e2be8ec32 [mlir][NFC] Explicitly initialize dynamic legality when se [...] adds a03ec58da60c Add GDB pretty printers for llvm::ilist, llvm::simple_ilis [...] adds 80581966771a [InstCombine] Process newly inserted instructions in the c [...] This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ef32c611aa21) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tx1/llvm-release-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. No new revisions were added by this update. Summary of changes: .arcconfig | 1 + .github/workflows/clang-tests.yml | 42 - .github/workflows/libclc-tests.yml | 53 - .github/workflows/lld-tests.yml | 42 - .github/workflows/lldb-tests.yml | 47 - .github/workflows/llvm-tests.yml | 116 - clang-tools-extra/CODE_OWNERS.TXT | 4 + .../clang-change-namespace/ChangeNamespace.cpp | 18 +- .../tool/ClangChangeNamespace.cpp | 2 +- clang-tools-extra/clang-doc/HTMLGenerator.cpp | 10 +- clang-tools-extra/clang-doc/Representation.cpp | 4 +- clang-tools-extra/clang-doc/tool/ClangDocMain.cpp | 2 +- .../clang-include-fixer/InMemorySymbolIndex.cpp | 4 +- .../clang-include-fixer/IncludeFixer.cpp | 10 +- .../clang-include-fixer/IncludeFixer.h | 4 +- .../clang-include-fixer/IncludeFixerContext.cpp | 2 +- .../find-all-symbols/FindAllSymbols.cpp | 3 +- .../find-all-symbols/HeaderMapCollector.h | 2 +- .../find-all-symbols/PathConfig.cpp | 2 +- .../find-all-symbols/SymbolInfo.h | 2 +- .../plugin/IncludeFixerPlugin.cpp | 3 +- clang-tools-extra/clang-move/Move.cpp | 8 +- clang-tools-extra/clang-move/tool/ClangMove.cpp | 3 +- clang-tools-extra/clang-query/QueryParser.cpp | 3 +- .../clang-reorder-fields/ReorderFieldsAction.cpp | 2 +- clang-tools-extra/clang-tidy/CMakeLists.txt | 16 + clang-tools-extra/clang-tidy/ClangTidy.cpp | 4 +- clang-tools-extra/clang-tidy/ClangTidyCheck.cpp | 6 +- .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 10 +- .../clang-tidy/ClangTidyDiagnosticConsumer.h | 5 +- clang-tools-extra/clang-tidy/ClangTidyModule.cpp | 2 +- .../abseil/DurationFactoryScaleCheck.cpp | 2 +- .../abseil/NoInternalDependenciesCheck.cpp | 8 +- clang-tools-extra/clang-tidy/add_new_check.py | 8 +- .../clang-tidy/bugprone/BugproneTidyModule.cpp | 6 + .../clang-tidy/bugprone/CMakeLists.txt | 2 + .../clang-tidy/bugprone/InaccurateEraseCheck.cpp | 4 +- .../clang-tidy/bugprone/InfiniteLoopCheck.cpp | 14 +- .../MisplacedPointerArithmeticInAllocCheck.cpp | 105 + .../MisplacedPointerArithmeticInAllocCheck.h | 36 + .../bugprone/NotNullTerminatedResultCheck.cpp | 7 +- .../bugprone/ReservedIdentifierCheck.cpp | 179 + .../clang-tidy/bugprone/ReservedIdentifierCheck.h | 57 + .../clang-tidy/bugprone/UseAfterMoveCheck.cpp | 24 +- .../clang-tidy/cert/CERTTidyModule.cpp | 10 +- clang-tools-extra/clang-tidy/cert/CMakeLists.txt | 1 + .../clang-tidy/cert/MutatingCopyCheck.cpp | 3 +- .../cert/NonTrivialTypesLibcMemoryCallsCheck.cpp | 152 + .../cert/NonTrivialTypesLibcMemoryCallsCheck.h | 41 + .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../ProBoundsArrayToPointerDecayCheck.cpp | 4 +- .../SpecialMemberFunctionsCheck.cpp | 2 +- .../clang-tidy/google/AvoidNSObjectNewCheck.cpp | 5 +- .../clang-tidy/llvm/HeaderGuardCheck.cpp | 2 +- .../clang-tidy/llvm/IncludeOrderCheck.cpp | 3 +- .../clang-tidy/misc/MisplacedConstCheck.cpp | 38 +- .../clang-tidy/misc/UniqueptrResetReleaseCheck.cpp | 8 +- .../clang-tidy/modernize/AvoidBindCheck.cpp | 18 +- .../clang-tidy/modernize/LoopConvertCheck.cpp | 20 +- .../clang-tidy/modernize/LoopConvertUtils.cpp | 8 +- .../clang-tidy/modernize/ShrinkToFitCheck.cpp | 8 +- .../modernize/UseTrailingReturnTypeCheck.cpp | 4 +- .../clang-tidy/modernize/UseUsingCheck.cpp | 4 +- .../clang-tidy/mpi/TypeMismatchCheck.cpp | 20 +- .../InefficientVectorOperationCheck.cpp | 4 +- .../clang-tidy/plugin/ClangTidyPlugin.cpp | 2 +- .../readability/ContainerSizeEmptyCheck.cpp | 4 +- .../readability/ElseAfterReturnCheck.cpp | 4 - .../readability/IdentifierNamingCheck.cpp | 474 +- .../clang-tidy/readability/IdentifierNamingCheck.h | 79 +- .../readability/MakeMemberFunctionConstCheck.cpp | 3 +- .../readability/NamespaceCommentCheck.cpp | 2 +- .../clang-tidy/readability/QualifiedAutoCheck.cpp | 5 +- .../readability/RedundantPreprocessorCheck.cpp | 2 +- .../readability/RedundantStringCStrCheck.cpp | 4 +- .../readability/RedundantStringInitCheck.cpp | 126 +- .../readability/SimplifyBooleanExprCheck.cpp | 2 +- clang-tools-extra/clang-tidy/rename_check.py | 4 +- clang-tools-extra/clang-tidy/tool/CMakeLists.txt | 19 +- .../clang-tidy/tool/ClangTidyMain.cpp | 9 +- clang-tools-extra/clang-tidy/tool/ClangTidyMain.h | 23 + .../clang-tidy/tool/ClangTidyToolMain.cpp | 21 + clang-tools-extra/clang-tidy/utils/CMakeLists.txt | 1 + .../clang-tidy/utils/ExprSequence.cpp | 2 +- clang-tools-extra/clang-tidy/utils/HeaderGuard.cpp | 4 +- .../clang-tidy/utils/IncludeInserter.cpp | 2 +- .../clang-tidy/utils/NamespaceAliaser.cpp | 10 +- .../clang-tidy/utils/OptionsUtils.cpp | 2 +- .../clang-tidy/utils/RenamerClangTidyCheck.cpp | 422 + .../clang-tidy/utils/RenamerClangTidyCheck.h | 150 + clang-tools-extra/clangd/AST.cpp | 7 - clang-tools-extra/clangd/AST.h | 15 - clang-tools-extra/clangd/ClangdLSPServer.cpp | 114 +- clang-tools-extra/clangd/ClangdLSPServer.h | 38 +- clang-tools-extra/clangd/ClangdServer.cpp | 69 +- clang-tools-extra/clangd/ClangdServer.h | 51 +- clang-tools-extra/clangd/CodeComplete.cpp | 67 +- clang-tools-extra/clangd/CompileCommands.cpp | 6 +- clang-tools-extra/clangd/Compiler.cpp | 21 +- clang-tools-extra/clangd/Diagnostics.cpp | 15 +- clang-tools-extra/clangd/DraftStore.cpp | 4 +- clang-tools-extra/clangd/ExpectedTypes.cpp | 2 +- clang-tools-extra/clangd/FS.cpp | 2 +- clang-tools-extra/clangd/FindSymbols.cpp | 8 +- clang-tools-extra/clangd/FindTarget.cpp | 69 +- clang-tools-extra/clangd/Format.cpp | 2 +- .../clangd/GlobalCompilationDatabase.cpp | 6 +- clang-tools-extra/clangd/HeaderSourceSwitch.cpp | 2 +- clang-tools-extra/clangd/Headers.cpp | 4 +- clang-tools-extra/clangd/Hover.cpp | 29 +- clang-tools-extra/clangd/IncludeFixer.cpp | 10 +- clang-tools-extra/clangd/JSONTransport.cpp | 3 +- clang-tools-extra/clangd/ParsedAST.cpp | 5 +- clang-tools-extra/clangd/PathMapping.cpp | 2 +- clang-tools-extra/clangd/Protocol.cpp | 43 +- clang-tools-extra/clangd/Protocol.h | 100 +- clang-tools-extra/clangd/Quality.cpp | 5 +- clang-tools-extra/clangd/QueryDriverDatabase.cpp | 56 +- clang-tools-extra/clangd/Selection.cpp | 29 +- clang-tools-extra/clangd/SemanticHighlighting.cpp | 6 + clang-tools-extra/clangd/SemanticHighlighting.h | 1 + clang-tools-extra/clangd/SourceCode.cpp | 10 +- clang-tools-extra/clangd/TUScheduler.cpp | 57 +- clang-tools-extra/clangd/Threading.cpp | 25 +- clang-tools-extra/clangd/URI.cpp | 2 +- clang-tools-extra/clangd/XRefs.cpp | 69 +- .../clangd/clients/clangd-vscode/package.json | 8 +- clang-tools-extra/clangd/index/Background.cpp | 10 +- clang-tools-extra/clangd/index/Background.h | 19 +- .../clangd/index/BackgroundIndexLoader.cpp | 2 +- .../clangd/index/BackgroundIndexStorage.cpp | 4 +- clang-tools-extra/clangd/index/BackgroundQueue.cpp | 35 +- .../clangd/index/CanonicalIncludes.cpp | 2 +- clang-tools-extra/clangd/index/FileIndex.cpp | 3 +- clang-tools-extra/clangd/index/Serialization.cpp | 4 +- clang-tools-extra/clangd/index/dex/dexp/Dexp.cpp | 4 +- clang-tools-extra/clangd/refactor/Rename.cpp | 49 +- clang-tools-extra/clangd/refactor/Tweak.h | 2 +- .../clangd/refactor/tweaks/DefineInline.cpp | 2 +- .../clangd/refactor/tweaks/DefineOutline.cpp | 84 +- .../clangd/refactor/tweaks/DumpAST.cpp | 7 +- .../clangd/refactor/tweaks/ExpandMacro.cpp | 4 +- .../clangd/refactor/tweaks/ExtractFunction.cpp | 19 +- .../refactor/tweaks/RemoveUsingNamespace.cpp | 3 +- clang-tools-extra/clangd/test/CMakeLists.txt | 5 +- .../Inputs/background-index/definition.jsonrpc | 27 +- .../clangd/test/background-index.test | 5 +- .../clangd/test/completion-auto-trigger.test | 3 - .../clangd/test/completion-snippets.test | 1 - clang-tools-extra/clangd/test/completion.test | 2 - .../clangd/test/dependency-output.test | 13 - .../test/did-change-configuration-params.test | 2 - clang-tools-extra/clangd/test/protocol.test | 3 - clang-tools-extra/clangd/test/rename.test | 9 +- .../clangd/test/semantic-highlighting.test | 3 + .../clangd/test/system-include-extractor.test | 12 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 2 +- clang-tools-extra/clangd/unittests/ASTTests.cpp | 2 - .../clangd/unittests/BackgroundIndexTests.cpp | 51 +- clang-tools-extra/clangd/unittests/ClangdTests.cpp | 105 +- .../clangd/unittests/CodeCompleteTests.cpp | 86 +- .../clangd/unittests/CollectMacrosTests.cpp | 2 +- clang-tools-extra/clangd/unittests/DexTests.cpp | 4 +- .../clangd/unittests/DiagnosticsTests.cpp | 120 +- .../clangd/unittests/ExpectedTypeTest.cpp | 2 +- .../clangd/unittests/FileIndexTests.cpp | 13 +- .../clangd/unittests/FindSymbolsTests.cpp | 17 +- .../clangd/unittests/FindTargetTests.cpp | 221 +- .../clangd/unittests/FuzzyMatchTests.cpp | 2 +- .../unittests/GlobalCompilationDatabaseTests.cpp | 3 +- .../clangd/unittests/HeaderSourceSwitchTests.cpp | 6 +- .../clangd/unittests/HeadersTests.cpp | 2 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 46 +- .../clangd/unittests/IndexActionTests.cpp | 6 +- clang-tools-extra/clangd/unittests/IndexTests.cpp | 4 +- .../clangd/unittests/ParsedASTTests.cpp | 11 +- .../clangd/unittests/PrintASTTests.cpp | 4 +- .../clangd/unittests/QualityTests.cpp | 2 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 117 +- .../clangd/unittests/SelectionTests.cpp | 53 +- .../clangd/unittests/SemanticHighlightingTests.cpp | 44 +- .../clangd/unittests/SemanticSelectionTests.cpp | 10 +- .../clangd/unittests/SourceCodeTests.cpp | 8 +- .../clangd/unittests/SymbolCollectorTests.cpp | 4 +- .../clangd/unittests/SymbolInfoTests.cpp | 13 +- clang-tools-extra/clangd/unittests/SyncAPI.cpp | 2 +- .../clangd/unittests/TUSchedulerTests.cpp | 8 +- clang-tools-extra/clangd/unittests/TestFS.cpp | 8 +- clang-tools-extra/clangd/unittests/TestTU.cpp | 17 + clang-tools-extra/clangd/unittests/TestTU.h | 6 +- .../clangd/unittests/TweakTesting.cpp | 10 +- clang-tools-extra/clangd/unittests/TweakTests.cpp | 284 +- .../clangd/unittests/TypeHierarchyTests.cpp | 27 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 66 +- clang-tools-extra/clangd/xpc/XPCTransport.cpp | 3 +- .../clangd/xpc/test-client/ClangdXPCTestClient.cpp | 4 +- clang-tools-extra/docs/ReleaseNotes.rst | 290 +- ...prone-misplaced-pointer-arithmetic-in-alloc.rst | 25 + .../checks/bugprone-reserved-identifier.rst | 56 + .../docs/clang-tidy/checks/cert-dcl37-c.rst | 10 + .../docs/clang-tidy/checks/cert-dcl51-cpp.rst | 10 + .../docs/clang-tidy/checks/cert-oop57-cpp.rst | 40 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 2 + .../clang-tidy/checks/misc-misplaced-const.rst | 21 +- .../checks/readability-identifier-naming.rst | 7 + clang-tools-extra/docs/conf.py | 4 +- clang-tools-extra/modularize/CoverageChecker.cpp | 2 +- clang-tools-extra/modularize/Modularize.cpp | 6 +- .../modularize/ModularizeUtilities.cpp | 8 +- clang-tools-extra/modularize/ModuleAssistant.cpp | 10 +- .../checkers/Inputs/absl/strings/internal-file.h | 2 + .../system/system-header.h | 33 + .../bugprone-reserved-identifier/user-header.h | 58 + .../checkers/abseil-no-internal-dependencies.cpp | 15 +- .../clang-tidy/checkers/bugprone-infinite-loop.cpp | 9 - ...ugprone-misplaced-pointer-arithmetic-in-alloc.c | 56 + ...prone-misplaced-pointer-arithmetic-in-alloc.cpp | 53 + .../checkers/bugprone-reserved-identifier-c.c | 10 + .../bugprone-reserved-identifier-invert.cpp | 70 + .../checkers/bugprone-reserved-identifier.cpp | 206 + .../checkers/bugprone-use-after-move.cpp | 28 + .../test/clang-tidy/checkers/cert-oop57-cpp.cpp | 90 + .../checkers/cppcoreguidelines-init-variables.cpp | 6 - .../clang-tidy/checkers/misc-misplaced-const.c | 6 +- .../clang-tidy/checkers/misc-misplaced-const.cpp | 58 +- .../checkers/readability-else-after-return.cpp | 13 - .../readability-identifier-naming-main-like.cpp | 88 + .../checkers/readability-redundant-string-init.cpp | 56 + .../clang-include-fixer/IncludeFixerTest.cpp | 5 +- .../unittests/clang-tidy/ClangTidyTest.h | 3 +- .../clang-tidy/TransformerClangTidyCheckTest.cpp | 7 +- clang/CMakeLists.txt | 1 - clang/cmake/caches/CrossWinToARMLinux.cmake | 2 +- clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/docs/AttributeReference.rst | 6186 +------------ clang/docs/ClangCommandLineReference.rst | 742 +- clang/docs/ClangFormatStyleOptions.rst | 35 +- clang/docs/DiagnosticsReference.rst | 3842 ++------ clang/docs/HowToSetupToolingForLLVM.rst | 3 +- clang/docs/InternalsManual.rst | 12 +- clang/docs/LanguageExtensions.rst | 2 +- clang/docs/LibASTMatchersReference.html | 105 +- clang/docs/ReleaseNotes.rst | 527 +- clang/docs/SanitizerCoverage.rst | 4 +- clang/docs/SourceBasedCodeCoverage.rst | 33 +- clang/docs/UsersManual.rst | 153 +- clang/docs/analyzer/checkers.rst | 4 +- clang/docs/analyzer/conf.py | 4 +- clang/docs/conf.py | 4 +- clang/include/clang/AST/ASTContext.h | 112 +- clang/include/clang/AST/ASTNodeTraverser.h | 1 + clang/include/clang/AST/CanonicalType.h | 2 +- clang/include/clang/AST/DeclBase.h | 9 +- clang/include/clang/AST/DeclGroup.h | 2 +- clang/include/clang/AST/DeclObjC.h | 4 +- clang/include/clang/AST/Expr.h | 22 +- clang/include/clang/AST/ExprConcepts.h | 13 - clang/include/clang/AST/ExternalASTSource.h | 5 +- clang/include/clang/AST/JSONNodeDumper.h | 2 +- clang/include/clang/AST/ParentMapContext.h | 150 + clang/include/clang/AST/PrettyPrinter.h | 4 +- clang/include/clang/AST/Stmt.h | 19 +- clang/include/clang/AST/TemplateName.h | 2 +- clang/include/clang/AST/TextNodeDumper.h | 2 +- clang/include/clang/AST/Type.h | 6 +- clang/include/clang/AST/TypeLocVisitor.h | 1 - clang/include/clang/ASTMatchers/ASTMatchers.h | 70 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 2 +- .../clang/Analysis/FlowSensitive/DataflowValues.h | 2 +- .../Analysis/FlowSensitive/DataflowWorklist.h | 94 + clang/include/clang/Analysis/PathDiagnostic.h | 4 +- clang/include/clang/Basic/Attr.td | 11 +- clang/include/clang/Basic/AttrDocs.td | 83 +- clang/include/clang/Basic/BuiltinsAMDGPU.def | 25 + clang/include/clang/Basic/BuiltinsHexagon.def | 1916 +--- clang/include/clang/Basic/BuiltinsHexagonDep.def | 1721 ++++ clang/include/clang/Basic/CodeGenOptions.def | 5 +- clang/include/clang/Basic/CodeGenOptions.h | 3 + clang/include/clang/Basic/Diagnostic.h | 8 +- clang/include/clang/Basic/DiagnosticASTKinds.td | 6 +- clang/include/clang/Basic/DiagnosticCommonKinds.td | 5 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 - .../include/clang/Basic/DiagnosticFrontendKinds.td | 6 +- clang/include/clang/Basic/DiagnosticGroups.td | 81 +- clang/include/clang/Basic/DiagnosticLexKinds.td | 12 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 50 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 113 +- clang/include/clang/Basic/FixedPoint.h | 2 +- clang/include/clang/Basic/IdentifierTable.h | 6 +- clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/LangOptions.h | 48 +- clang/include/clang/Basic/LangStandards.def | 10 +- clang/include/clang/Basic/Module.h | 2 +- clang/include/clang/Basic/PartialDiagnostic.h | 2 +- clang/include/clang/Basic/SourceLocation.h | 2 +- clang/include/clang/Basic/StmtNodes.td | 2 +- clang/include/clang/Basic/XRayInstr.h | 9 +- clang/include/clang/Basic/arm_mve.td | 50 +- clang/include/clang/Basic/arm_mve_defs.td | 24 +- clang/include/clang/Basic/arm_neon.td | 16 +- clang/include/clang/CodeGen/ConstantInitFuture.h | 10 +- clang/include/clang/Driver/CC1Options.td | 5 +- clang/include/clang/Driver/CLCompatOptions.td | 1 + clang/include/clang/Driver/Driver.h | 4 +- clang/include/clang/Driver/Job.h | 16 +- clang/include/clang/Driver/Multilib.h | 2 +- clang/include/clang/Driver/Options.td | 61 +- clang/include/clang/Driver/ToolChain.h | 13 + clang/include/clang/Format/Format.h | 47 +- .../include/clang/Frontend/CommandLineSourceLoc.h | 2 +- .../include/clang/Frontend/LogDiagnosticPrinter.h | 2 +- clang/include/clang/Lex/HeaderSearch.h | 4 +- clang/include/clang/Lex/HeaderSearchOptions.h | 4 +- clang/include/clang/Lex/Preprocessor.h | 27 +- clang/include/clang/Lex/PreprocessorOptions.h | 15 +- clang/include/clang/Parse/Parser.h | 5 +- clang/include/clang/Sema/Ownership.h | 2 +- clang/include/clang/Sema/Sema.h | 96 +- clang/include/clang/Sema/SemaConcept.h | 12 +- clang/include/clang/Sema/Template.h | 10 - clang/include/clang/Sema/TemplateDeduction.h | 7 - clang/include/clang/Serialization/ASTBitCodes.h | 2 +- .../clang/Serialization/InMemoryModuleCache.h | 42 +- .../clang/StaticAnalyzer/Checkers/Checkers.td | 41 +- .../Core/PathSensitive/CheckerContext.h | 3 +- clang/include/clang/Tooling/AllTUsExecution.h | 2 +- .../DependencyScanning/DependencyScanningTool.h | 73 +- .../DependencyScanning/ModuleDepCollector.h | 87 +- .../clang/Tooling/Refactoring/AtomicChange.h | 2 +- .../clang/Tooling/Transformer/RewriteRule.h | 3 +- .../include/clang/Tooling/Transformer/SourceCode.h | 13 +- clang/include/clang/module.modulemap | 1 + clang/lib/ARCMigrate/ARCMT.cpp | 6 +- clang/lib/ARCMigrate/FileRemapper.cpp | 6 +- clang/lib/ARCMigrate/ObjCMT.cpp | 50 +- clang/lib/AST/ASTContext.cpp | 258 +- clang/lib/AST/ASTDiagnostic.cpp | 5 +- clang/lib/AST/ASTImporter.cpp | 11 +- clang/lib/AST/CMakeLists.txt | 1 + clang/lib/AST/CXXInheritance.cpp | 2 - clang/lib/AST/DeclBase.cpp | 9 +- clang/lib/AST/DeclCXX.cpp | 32 +- clang/lib/AST/Expr.cpp | 28 +- clang/lib/AST/ExprConcepts.cpp | 63 +- clang/lib/AST/ExprConstant.cpp | 23 +- clang/lib/AST/ExternalASTSource.cpp | 2 +- clang/lib/AST/Linkage.h | 1 + clang/lib/AST/Mangle.cpp | 2 +- clang/lib/AST/MicrosoftMangle.cpp | 2 +- clang/lib/AST/ParentMapContext.cpp | 329 + clang/lib/AST/RawCommentList.cpp | 2 +- clang/lib/AST/Stmt.cpp | 2 +- clang/lib/AST/StmtPrinter.cpp | 7 +- clang/lib/AST/StmtProfile.cpp | 4 +- clang/lib/AST/TypePrinter.cpp | 7 +- clang/lib/AST/VTableBuilder.cpp | 46 +- clang/lib/ASTMatchers/ASTMatchFinder.cpp | 21 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 18 +- clang/lib/ASTMatchers/Dynamic/Registry.cpp | 4 +- clang/lib/Analysis/ExprMutationAnalyzer.cpp | 3 - clang/lib/Analysis/LiveVariables.cpp | 55 +- clang/lib/Analysis/RetainSummaryManager.cpp | 3 +- clang/lib/Analysis/UninitializedValues.cpp | 65 +- clang/lib/Basic/DiagnosticIDs.cpp | 2 +- clang/lib/Basic/FileManager.cpp | 2 +- clang/lib/Basic/IdentifierTable.cpp | 4 +- clang/lib/Basic/Module.cpp | 2 +- clang/lib/Basic/SourceManager.cpp | 10 +- clang/lib/Basic/Targets/AMDGPU.cpp | 4 +- clang/lib/Basic/Targets/ARM.cpp | 2 +- clang/lib/Basic/Targets/Hexagon.cpp | 44 +- clang/lib/Basic/Targets/Hexagon.h | 6 + clang/lib/Basic/Targets/OSTargets.cpp | 2 +- clang/lib/Basic/Targets/PPC.h | 3 +- clang/lib/Basic/Targets/WebAssembly.cpp | 15 + clang/lib/Basic/Targets/WebAssembly.h | 11 + clang/lib/Basic/Version.cpp | 35 +- clang/lib/Basic/Warnings.cpp | 5 +- clang/lib/Basic/XRayInstr.cpp | 18 +- clang/lib/CodeGen/BackendUtil.cpp | 50 +- clang/lib/CodeGen/CGBlocks.cpp | 3 +- clang/lib/CodeGen/CGBuilder.h | 20 +- clang/lib/CodeGen/CGBuiltin.cpp | 328 +- clang/lib/CodeGen/CGCUDANV.cpp | 16 +- clang/lib/CodeGen/CGCXX.cpp | 4 +- clang/lib/CodeGen/CGCall.cpp | 207 +- clang/lib/CodeGen/CGCall.h | 1 + clang/lib/CodeGen/CGClass.cpp | 4 +- clang/lib/CodeGen/CGDebugInfo.cpp | 40 +- clang/lib/CodeGen/CGDebugInfo.h | 5 +- clang/lib/CodeGen/CGDecl.cpp | 8 +- clang/lib/CodeGen/CGException.cpp | 2 +- clang/lib/CodeGen/CGExpr.cpp | 8 +- clang/lib/CodeGen/CGExprComplex.cpp | 6 +- clang/lib/CodeGen/CGExprScalar.cpp | 36 +- clang/lib/CodeGen/CGGPUBuiltin.cpp | 36 +- clang/lib/CodeGen/CGNonTrivialStruct.cpp | 2 +- clang/lib/CodeGen/CGObjCGNU.cpp | 17 +- clang/lib/CodeGen/CGObjCMac.cpp | 17 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 95 +- clang/lib/CodeGen/CGOpenMPRuntime.h | 11 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 92 +- clang/lib/CodeGen/CGVTables.cpp | 47 +- clang/lib/CodeGen/CGValue.h | 4 + clang/lib/CodeGen/CMakeLists.txt | 3 +- clang/lib/CodeGen/CodeGenAction.cpp | 5 +- clang/lib/CodeGen/CodeGenFunction.cpp | 15 +- clang/lib/CodeGen/CodeGenFunction.h | 7 +- clang/lib/CodeGen/CodeGenModule.cpp | 32 +- clang/lib/CodeGen/CodeGenModule.h | 5 + clang/lib/CodeGen/CoverageMappingGen.cpp | 2 +- clang/lib/CodeGen/ItaniumCXXABI.cpp | 14 +- clang/lib/CodeGen/MicrosoftCXXABI.cpp | 9 + clang/lib/CodeGen/TargetInfo.cpp | 7 +- clang/lib/CrossTU/CrossTranslationUnit.cpp | 10 +- .../DirectoryWatcher/mac/DirectoryWatcher-mac.cpp | 4 +- clang/lib/Driver/Compilation.cpp | 13 +- clang/lib/Driver/Driver.cpp | 46 +- clang/lib/Driver/Job.cpp | 19 +- clang/lib/Driver/Multilib.cpp | 8 +- clang/lib/Driver/SanitizerArgs.cpp | 18 +- clang/lib/Driver/ToolChain.cpp | 35 +- clang/lib/Driver/ToolChains/AMDGPU.cpp | 35 + clang/lib/Driver/ToolChains/AMDGPU.h | 5 + clang/lib/Driver/ToolChains/AVR.cpp | 2 +- clang/lib/Driver/ToolChains/Arch/AArch64.cpp | 4 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 10 +- clang/lib/Driver/ToolChains/Arch/PPC.cpp | 2 +- clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 8 +- clang/lib/Driver/ToolChains/Arch/SystemZ.cpp | 4 +- clang/lib/Driver/ToolChains/Arch/X86.cpp | 25 +- clang/lib/Driver/ToolChains/BareMetal.cpp | 2 +- clang/lib/Driver/ToolChains/Clang.cpp | 79 +- clang/lib/Driver/ToolChains/CloudABI.cpp | 2 +- clang/lib/Driver/ToolChains/CommonArgs.cpp | 39 +- clang/lib/Driver/ToolChains/CommonArgs.h | 5 + clang/lib/Driver/ToolChains/Cuda.cpp | 91 +- clang/lib/Driver/ToolChains/Cuda.h | 11 +- clang/lib/Driver/ToolChains/Darwin.cpp | 20 +- clang/lib/Driver/ToolChains/FreeBSD.cpp | 9 +- clang/lib/Driver/ToolChains/FreeBSD.h | 12 +- clang/lib/Driver/ToolChains/Fuchsia.cpp | 5 +- clang/lib/Driver/ToolChains/Gnu.cpp | 30 +- clang/lib/Driver/ToolChains/Gnu.h | 6 - clang/lib/Driver/ToolChains/HIP.cpp | 15 +- clang/lib/Driver/ToolChains/Hexagon.cpp | 14 +- clang/lib/Driver/ToolChains/Hurd.cpp | 10 +- clang/lib/Driver/ToolChains/Hurd.h | 6 +- clang/lib/Driver/ToolChains/Linux.cpp | 13 +- clang/lib/Driver/ToolChains/Linux.h | 4 +- clang/lib/Driver/ToolChains/MSP430.cpp | 2 +- clang/lib/Driver/ToolChains/MSVC.cpp | 23 +- clang/lib/Driver/ToolChains/MinGW.cpp | 17 +- clang/lib/Driver/ToolChains/MipsLinux.cpp | 2 +- clang/lib/Driver/ToolChains/PS4CPU.cpp | 4 +- clang/lib/Driver/ToolChains/RISCVToolchain.cpp | 2 +- clang/lib/Driver/ToolChains/WebAssembly.cpp | 2 +- clang/lib/Driver/XRayArgs.cpp | 283 +- clang/lib/Format/BreakableToken.cpp | 2 +- clang/lib/Format/ContinuationIndenter.cpp | 4 +- clang/lib/Format/Format.cpp | 112 +- clang/lib/Format/FormatTokenLexer.cpp | 87 +- clang/lib/Format/FormatTokenLexer.h | 2 +- clang/lib/Format/TokenAnnotator.cpp | 89 +- clang/lib/Format/UnwrappedLineParser.cpp | 21 +- clang/lib/Frontend/ASTUnit.cpp | 26 +- clang/lib/Frontend/CompilerInstance.cpp | 16 +- clang/lib/Frontend/CompilerInvocation.cpp | 236 +- clang/lib/Frontend/DependencyFile.cpp | 2 +- clang/lib/Frontend/DependencyGraph.cpp | 3 +- clang/lib/Frontend/FrontendAction.cpp | 26 +- clang/lib/Frontend/FrontendActions.cpp | 8 +- clang/lib/Frontend/InitHeaderSearch.cpp | 10 +- clang/lib/Frontend/InitPreprocessor.cpp | 50 +- clang/lib/Frontend/LogDiagnosticPrinter.cpp | 9 +- clang/lib/Frontend/ModuleDependencyCollector.cpp | 2 +- clang/lib/Frontend/PrecompiledPreamble.cpp | 11 +- clang/lib/Frontend/Rewrite/FixItRewriter.cpp | 6 +- clang/lib/Frontend/Rewrite/FrontendActions.cpp | 12 +- clang/lib/Frontend/Rewrite/RewriteModernObjC.cpp | 6 +- clang/lib/Frontend/Rewrite/RewriteObjC.cpp | 8 +- clang/lib/Frontend/TextDiagnosticBuffer.cpp | 8 +- .../lib/FrontendTool/ExecuteCompilerInvocation.cpp | 6 +- clang/lib/Headers/vecintrin.h | 8 +- clang/lib/Index/IndexTypeSourceInfo.cpp | 5 + clang/lib/Lex/HeaderSearch.cpp | 11 +- clang/lib/Lex/Lexer.cpp | 6 +- clang/lib/Lex/ModuleMap.cpp | 30 +- clang/lib/Lex/PPDirectives.cpp | 12 +- clang/lib/Lex/PPLexerChange.cpp | 2 +- clang/lib/Lex/Pragma.cpp | 36 +- clang/lib/Lex/Preprocessor.cpp | 22 +- clang/lib/Parse/ParseDecl.cpp | 18 +- clang/lib/Parse/ParseDeclCXX.cpp | 2 +- clang/lib/Parse/ParseExpr.cpp | 13 +- clang/lib/Parse/ParseExprCXX.cpp | 59 +- clang/lib/Parse/ParseInit.cpp | 25 +- clang/lib/Parse/ParsePragma.cpp | 95 +- clang/lib/Parse/ParseStmt.cpp | 4 +- clang/lib/Parse/ParseTemplate.cpp | 9 +- clang/lib/Parse/Parser.cpp | 10 + clang/lib/Sema/CMakeLists.txt | 1 + clang/lib/Sema/Sema.cpp | 3 + clang/lib/Sema/SemaAttr.cpp | 10 +- clang/lib/Sema/SemaAvailability.cpp | 963 ++ clang/lib/Sema/SemaCast.cpp | 18 - clang/lib/Sema/SemaChecking.cpp | 1107 +-- clang/lib/Sema/SemaCodeComplete.cpp | 99 +- clang/lib/Sema/SemaConcept.cpp | 18 +- clang/lib/Sema/SemaDecl.cpp | 26 +- clang/lib/Sema/SemaDeclAttr.cpp | 971 +- clang/lib/Sema/SemaDeclCXX.cpp | 58 +- clang/lib/Sema/SemaExpr.cpp | 77 +- clang/lib/Sema/SemaExprCXX.cpp | 17 +- clang/lib/Sema/SemaExprObjC.cpp | 6 +- clang/lib/Sema/SemaOpenMP.cpp | 45 +- clang/lib/Sema/SemaOverload.cpp | 74 +- clang/lib/Sema/SemaTemplate.cpp | 79 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 42 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 175 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 93 +- clang/lib/Sema/SemaType.cpp | 23 +- clang/lib/Sema/TreeTransform.h | 132 +- clang/lib/Serialization/ASTReader.cpp | 1479 ++-- clang/lib/Serialization/ASTReaderDecl.cpp | 87 +- clang/lib/Serialization/ASTReaderStmt.cpp | 8 +- clang/lib/Serialization/ASTWriter.cpp | 8 +- clang/lib/Serialization/ASTWriterDecl.cpp | 13 +- clang/lib/Serialization/ASTWriterStmt.cpp | 2 - clang/lib/Serialization/InMemoryModuleCache.cpp | 29 +- clang/lib/Serialization/ModuleManager.cpp | 11 +- .../Checkers/AnalyzerStatsChecker.cpp | 2 +- .../Checkers/BoolAssignmentChecker.cpp | 79 +- clang/lib/StaticAnalyzer/Checkers/CMakeLists.txt | 2 + .../Checkers/CXXSelfAssignmentChecker.cpp | 4 +- .../StaticAnalyzer/Checkers/CastValueChecker.cpp | 2 +- .../StaticAnalyzer/Checkers/CheckPlacementNew.cpp | 4 +- .../StaticAnalyzer/Checkers/ContainerModeling.cpp | 1040 +++ .../Checkers/DebugContainerModeling.cpp | 138 + .../Checkers/DebugIteratorModeling.cpp | 52 - .../Checkers/FuchsiaHandleChecker.cpp | 40 +- .../Checkers/GenericTaintChecker.cpp | 2 +- clang/lib/StaticAnalyzer/Checkers/Iterator.cpp | 41 + clang/lib/StaticAnalyzer/Checkers/Iterator.h | 2 + .../StaticAnalyzer/Checkers/IteratorModeling.cpp | 1051 +-- clang/lib/StaticAnalyzer/Checkers/MIGChecker.cpp | 2 +- .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 2 +- .../StaticAnalyzer/Checkers/PthreadLockChecker.cpp | 558 +- .../RetainCountChecker/RetainCountDiagnostics.cpp | 2 +- .../StaticAnalyzer/Checkers/ReturnValueChecker.cpp | 4 +- .../UninitializedObjectChecker.cpp | 4 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 9 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 5 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 11 +- clang/lib/StaticAnalyzer/Core/LoopUnrolling.cpp | 8 +- clang/lib/StaticAnalyzer/Core/PlistDiagnostics.cpp | 2 +- clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 4 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 5 +- .../StaticAnalyzer/Frontend/CheckerRegistry.cpp | 7 +- clang/lib/Tooling/ASTDiff/ASTDiff.cpp | 19 +- clang/lib/Tooling/ArgumentsAdjusters.cpp | 6 - clang/lib/Tooling/CompilationDatabase.cpp | 8 +- clang/lib/Tooling/Core/Diagnostic.cpp | 2 +- clang/lib/Tooling/Core/Lookup.cpp | 9 +- clang/lib/Tooling/Core/Replacement.cpp | 12 +- .../DependencyScanning/DependencyScanningTool.cpp | 131 +- .../DependencyScanningWorker.cpp | 13 +- .../DependencyScanning/ModuleDepCollector.cpp | 101 +- clang/lib/Tooling/FileMatchTrie.cpp | 2 +- clang/lib/Tooling/Inclusions/HeaderIncludes.cpp | 5 +- .../Tooling/InterpolatingCompilationDatabase.cpp | 6 +- clang/lib/Tooling/JSONCompilationDatabase.cpp | 2 +- clang/lib/Tooling/Refactoring/AtomicChange.cpp | 6 +- .../Tooling/Refactoring/Rename/RenamingAction.cpp | 3 +- .../Tooling/Refactoring/Rename/USRLocFinder.cpp | 3 +- clang/lib/Tooling/RefactoringCallbacks.cpp | 22 +- clang/lib/Tooling/Syntax/BuildTree.cpp | 6 +- clang/lib/Tooling/Syntax/Tokens.cpp | 334 +- clang/lib/Tooling/Tooling.cpp | 2 +- clang/lib/Tooling/Transformer/SourceCode.cpp | 51 +- clang/lib/Tooling/Transformer/Stencil.cpp | 20 +- .../system-header-simulator-for-pthread-lock.h | 20 +- clang/test/Analysis/c11lock.c | 90 + clang/test/Analysis/container-modeling.cpp | 189 + clang/test/Analysis/debug-container-modeling.cpp | 31 + clang/test/Analysis/debug-iterator-modeling.cpp | 7 +- clang/test/Analysis/fuchsia_handle.cpp | 45 +- clang/test/Analysis/fuchsia_lock.c | 104 + clang/test/Analysis/html_diagnostics/td-hotfix.c | 31 - .../html_diagnostics/variable-popups-macro.c | 28 - .../html_diagnostics/variable-popups-multiple.c | 29 - .../html_diagnostics/variable-popups-simple.c | 23 - clang/test/Analysis/iterator-modelling.cpp | 233 +- clang/test/Analysis/placement-new-user-defined.cpp | 2 +- clang/test/Analysis/placement-new.cpp | 18 +- clang/test/Analysis/pthreadlock.c | 42 + clang/test/CMakeLists.txt | 11 +- .../basic/basic.lookup/basic.lookup.unqual/p3.cpp | 4 +- .../class.compare/class.compare.default/p3.cpp | 12 - .../class.compare/class.compare.default/p4.cpp | 2 +- .../CXX/class/class.compare/class.spaceship/p2.cpp | 33 - .../CXX/dcl.dcl/dcl.attr/dcl.attr.nodiscard/p2.cpp | 24 +- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p3.cpp | 72 +- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p4.cpp | 24 +- .../dcl.fct.def/dcl.fct.def.default/p1.cpp | 22 +- clang/test/CXX/drs/dr17xx.cpp | 30 +- clang/test/CXX/drs/dr2xx.cpp | 6 +- clang/test/CXX/drs/dr6xx.cpp | 12 +- clang/test/CXX/expr/expr.prim/expr.prim.id/p3.cpp | 15 - clang/test/CXX/expr/expr.prim/expr.prim.id/p4.cpp | 3 - .../CXX/expr/expr.prim/expr.prim.lambda/p8.cpp | 6 +- .../CXX/over/over.match/over.match.best/p2.cpp | 16 - .../over.match.funcs/over.match.oper/p3-2a.cpp | 12 - .../CXX/temp/temp.constr/temp.constr.normal/p1.cpp | 51 - clang/test/CXX/temp/temp.deduct/p5.cpp | 6 - clang/test/ClangScanDeps/Inputs/modules_cdb.json | 13 +- clang/test/ClangScanDeps/modules-full.cpp | 192 +- clang/test/CodeCompletion/call.cpp | 6 + clang/test/CodeCompletion/ctor-signature.cpp | 17 + clang/test/CodeCompletion/desig-init.cpp | 54 + clang/test/CodeGen/PR44896.ll | 15 - clang/test/CodeGen/aarch64-neon-2velem.c | 5679 +++++++----- .../test/CodeGen/arm-mve-intrinsics/bitwise-imm.c | 402 + .../test/CodeGen/arm-mve-intrinsics/cplusplus.cpp | 160 + clang/test/CodeGen/arm-mve-intrinsics/vmaxaq.c | 107 + clang/test/CodeGen/arm-mve-intrinsics/vmaxnmaq.c | 69 + clang/test/CodeGen/arm-mve-intrinsics/vminaq.c | 107 + clang/test/CodeGen/arm-mve-intrinsics/vminnmaq.c | 69 + clang/test/CodeGen/asan-globals-gc.cpp | 4 +- .../assume-aligned-and-alloc-align-attributes.c | 49 + clang/test/CodeGen/avx-builtins-constrained-cmp.c | 772 ++ clang/test/CodeGen/avx2-builtins.c | 4 +- clang/test/CodeGen/avx512bf16-builtins.c | 2 +- clang/test/CodeGen/avx512bitalg-builtins.c | 2 +- clang/test/CodeGen/avx512bw-builtins.c | 4 +- clang/test/CodeGen/avx512dq-builtins.c | 2 +- clang/test/CodeGen/avx512er-builtins.c | 2 +- .../CodeGen/avx512f-builtins-constrained-cmp.c | 861 ++ clang/test/CodeGen/avx512ifma-builtins.c | 2 +- clang/test/CodeGen/avx512ifmavl-builtins.c | 2 +- clang/test/CodeGen/avx512pf-builtins.c | 2 +- clang/test/CodeGen/avx512vbmi-builtins.c | 2 +- clang/test/CodeGen/avx512vbmi2-builtins.c | 2 +- .../CodeGen/avx512vl-builtins-constrained-cmp.c | 1667 ++++ clang/test/CodeGen/avx512vl-builtins.c | 2 +- clang/test/CodeGen/avx512vlbf16-builtins.c | 2 +- clang/test/CodeGen/avx512vlbitalg-builtins.c | 2 +- clang/test/CodeGen/avx512vlbw-builtins.c | 4 +- clang/test/CodeGen/avx512vlcd-builtins.c | 2 +- clang/test/CodeGen/avx512vldq-builtins.c | 2 +- clang/test/CodeGen/avx512vlvbmi2-builtins.c | 2 +- clang/test/CodeGen/avx512vlvnni-builtins.c | 2 +- clang/test/CodeGen/avx512vnni-builtins.c | 2 +- clang/test/CodeGen/builtin-assume-aligned.c | 11 +- clang/test/CodeGen/builtins-hexagon-circ.c | 2 +- clang/test/CodeGen/builtins-hexagon-v67-audio.c | 135 + clang/test/CodeGen/builtins-hexagon-v67.c | 50 + .../CodeGen/builtins-systemz-vector-constrained.c | 55 + .../CodeGen/builtins-systemz-vector2-constrained.c | 69 + .../CodeGen/builtins-systemz-zvector-constrained.c | 317 + .../builtins-systemz-zvector2-constrained.c | 543 ++ .../builtins-systemz-zvector3-constrained.c | 109 + ...ssumption-attribute-alloc_align-on-function.cpp | 17 +- ...mption-attribute-assume_aligned-on-function.cpp | 17 +- clang/test/CodeGen/complex-convert.c | 5 + clang/test/CodeGen/constrained-math-builtins.c | 12 + clang/test/CodeGen/debug-info-sysroot.c | 15 + clang/test/CodeGen/debug-nvptx.c | 2 +- clang/test/CodeGen/exceptions-seh-finally.c | 14 +- clang/test/CodeGen/fma-builtins.c | 2 +- clang/test/CodeGen/fma4-builtins.c | 2 +- clang/test/CodeGen/function-sections.c | 4 - clang/test/CodeGen/hexagon-brev-ld-ptr-incdec.c | 2 +- clang/test/CodeGen/hexagon-brev-store-elm.c | 2 +- clang/test/CodeGen/loop-unroll.c | 2 + .../CodeGen/memcpy-no-nobuiltin-if-not-emitted.c | 25 - .../CodeGen/memcpy-no-nobuiltin-if-not-emitted.cpp | 16 - clang/test/CodeGen/mmx-builtins.c | 4 +- clang/test/CodeGen/ppc64-inline-asm.c | 13 - clang/test/CodeGen/riscv64-lp64-abi.c | 21 - clang/test/CodeGen/riscv64-lp64f-lp64d-abi.c | 29 - clang/test/CodeGen/sse-builtins-constrained-cmp.c | 112 + clang/test/CodeGen/sse-builtins.c | 4 +- clang/test/CodeGen/sse2-builtins-constrained-cmp.c | 112 + clang/test/CodeGen/sse2-builtins.c | 6 +- clang/test/CodeGen/sse3-builtins.c | 2 +- clang/test/CodeGen/sse41-builtins.c | 4 +- clang/test/CodeGen/sse42-builtins.c | 4 +- clang/test/CodeGen/sse4a-builtins.c | 2 +- clang/test/CodeGen/ssse3-builtins.c | 2 +- .../test/CodeGen/thinlto-distributed-cfi-devirt.ll | 1 + clang/test/CodeGen/thinlto-distributed-newpm.ll | 235 + clang/test/CodeGen/thinlto_backend.ll | 3 +- clang/test/CodeGen/xop-builtins-cmp.c | 4 +- clang/test/CodeGen/xop-builtins.c | 4 +- .../CodeGen/xray-attributes-noxray-supported.cpp | 15 +- clang/test/CodeGen/xray-ignore-loops.cpp | 8 + .../test/CodeGen/xray-instrumentation-bundles.cpp | 15 + clang/test/CodeGenCUDA/flush-denormals.cu | 40 +- clang/test/CodeGenCUDA/propagate-metadata.cu | 19 +- clang/test/CodeGenCXX/cfi-mfcall.cpp | 6 + clang/test/CodeGenCXX/debug-info-auto-return.cpp | 22 + .../devirtualize-virtual-function-calls-final.cpp | 43 - .../CodeGenCXX/exceptions-seh-filter-uwtable.cpp | 48 + clang/test/CodeGenCXX/global-init.cpp | 7 +- clang/test/CodeGenCXX/lto-visibility-inference.cpp | 14 +- clang/test/CodeGenCXX/ms-thunks-ehspec.cpp | 27 - .../thinlto-distributed-type-metadata.cpp | 69 + clang/test/CodeGenCXX/thunks-ehspec.cpp | 29 - clang/test/CodeGenCXX/type-metadata.cpp | 3 + .../test/CodeGenCXX/vcall-visibility-metadata.cpp | 30 +- clang/test/CodeGenCXX/virtual-compare.cpp | 53 + clang/test/CodeGenHIP/printf-aggregate.cpp | 20 + clang/test/CodeGenHIP/printf.cpp | 44 + clang/test/CodeGenObjC/direct-properties.m | 23 + clang/test/CodeGenOpenCL/amdgpu-features.cl | 14 +- clang/test/CodeGenOpenCL/builtins-amdgcn-gfx10.cl | 8 +- clang/test/CodeGenOpenCL/builtins-amdgcn-mfma.cl | 161 + clang/test/CodeGenOpenCL/denorms-are-zero.cl | 45 - clang/test/CodeGenOpenCL/gfx9-fp32-denorms.cl | 13 - .../lib/aarch64-fuchsia/libclang_rt.lsan.a | 0 .../lib/x86_64-fuchsia/libclang_rt.lsan.a | 0 clang/test/Driver/aarch64-cpus.c | 28 - clang/test/Driver/autocomplete.c | 1 + clang/test/Driver/cc1-spawnprocess.c | 31 +- clang/test/Driver/cl-denorms-are-zero.cl | 20 + clang/test/Driver/cl-options.c | 1 + clang/test/Driver/clang-offload-bundler.c | 3 +- clang/test/Driver/crash-report-with-asserts.c | 58 - clang/test/Driver/crash-report.c | 33 +- clang/test/Driver/cuda-flush-denormals-to-zero.cu | 13 + clang/test/Driver/cuda-version-check.cu | 5 - clang/test/Driver/darwin-header-search-system.cpp | 74 + clang/test/Driver/darwin-ld-platform-version-ios.c | 9 +- .../test/Driver/darwin-ld-platform-version-macos.c | 9 +- .../test/Driver/darwin-ld-platform-version-tvos.c | 9 +- .../Driver/darwin-ld-platform-version-watchos.c | 9 +- clang/test/Driver/denormal-fp-math.c | 2 +- clang/test/Driver/fsanitize.c | 5 - clang/test/Driver/fuchsia.c | 29 + clang/test/Driver/hexagon-toolchain-elf.c | 16 + clang/test/Driver/hip-device-libs.hip | 7 + clang/test/Driver/hip-printf.hip | 9 + clang/test/Driver/opencl.cl | 5 +- clang/test/Driver/riscv32-toolchain-extra.c | 1 - clang/test/Driver/riscv64-toolchain-extra.c | 1 - clang/test/Driver/unknown-std.cpp | 4 +- clang/test/Driver/x86-target-features.c | 24 - clang/test/InterfaceStubs/externstatic.c | 13 +- .../function-template-specialization.cpp | 3 +- clang/test/InterfaceStubs/inline.c | 5 +- clang/test/Lexer/Inputs/inc1.h | 1470 +++ clang/test/Lexer/Inputs/inc2.h | 1000 +++ clang/test/Lexer/SourceLocationsOverflow.c | 25 + clang/test/Lexer/cxx2a-spaceship.cpp | 12 +- clang/test/Lexer/cxx2a_keyword_as_cxx17.cpp | 18 +- clang/test/Misc/warning-wall.c | 5 +- clang/test/Modules/Inputs/codegen-flags/foo.h | 3 + .../Modules/Inputs/implicit-invalidate-chain/A.h | 2 - .../Modules/Inputs/implicit-invalidate-chain/B.h | 2 - .../Modules/Inputs/implicit-invalidate-chain/C.h | 2 - .../implicit-invalidate-chain/module.modulemap | 3 - clang/test/Modules/Inputs/module.map | 4 - clang/test/Modules/Inputs/objc_type_param.h | 13 - clang/test/Modules/debug-info-moduleimport.m | 4 +- clang/test/Modules/diagnostics.modulemap | 1 + clang/test/Modules/exception-spec.cpp | 1 + clang/test/Modules/implicit-invalidate-chain.c | 67 - .../Modules/merge-lifetime-extended-temporary.cpp | 1 + clang/test/Modules/objc-method-redecl.m | 1 + clang/test/Modules/objc-type-param.m | 8 - clang/test/Modules/using-decl-inheritance.cpp | 1 + clang/test/OpenMP/declare_target_codegen.cpp | 25 +- clang/test/OpenMP/for_lastprivate_codegen.cpp | 9 +- .../OpenMP/nvptx_target_pure_deleted_codegen.cpp | 5 +- clang/test/OpenMP/parallel_for_codegen.cpp | 5 +- .../parallel_for_lastprivate_conditional.cpp | 71 + clang/test/OpenMP/parallel_master_codegen.cpp | 37 +- clang/test/OpenMP/sections_lastprivate_codegen.cpp | 9 +- clang/test/OpenMP/target_depend_codegen.cpp | 4 +- clang/test/OpenMP/target_messages.cpp | 8 + .../test/OpenMP/target_parallel_depend_codegen.cpp | 4 +- .../OpenMP/target_parallel_for_depend_codegen.cpp | 4 +- .../target_parallel_for_simd_depend_codegen.cpp | 4 +- clang/test/OpenMP/target_simd_depend_codegen.cpp | 4 +- clang/test/OpenMP/target_teams_depend_codegen.cpp | 4 +- .../target_teams_distribute_depend_codegen.cpp | 4 +- ...eams_distribute_parallel_for_depend_codegen.cpp | 4 +- ...distribute_parallel_for_simd_depend_codegen.cpp | 4 +- ...target_teams_distribute_simd_depend_codegen.cpp | 4 +- clang/test/OpenMP/teams_distribute_ast_print.cpp | 4 +- clang/test/PCH/codegen.cpp | 30 + clang/test/PCH/cxx-attrs-packexpansion.cpp | 25 - clang/test/PCH/cxx2a-constraints.cpp | 37 - clang/test/Parser/cxx-default-delete.cpp | 4 - clang/test/Parser/cxx-template-decl.cpp | 10 - clang/test/Parser/cxx1z-decomposition.cpp | 10 +- clang/test/Parser/cxx2a-abbreviated-templates.cpp | 41 +- clang/test/Parser/cxx2a-concept-declaration.cpp | 4 +- .../cxx2a-inline-nested-namespace-definition.cpp | 14 +- clang/test/Parser/cxx2a-spaceship.cpp | 6 - clang/test/Parser/explicit-bool.cpp | 32 +- clang/test/Parser/max-tokens.cpp | 23 + clang/test/Preprocessor/hexagon-predefines.c | 17 + clang/test/Preprocessor/init.c | 12 +- clang/test/Preprocessor/wasm-target-features.c | 15 +- clang/test/Sema/alloc-align-attr.c | 12 + clang/test/Sema/arm-mve-immediates.c | 70 + clang/test/Sema/attr-aligned.c | 5 +- clang/test/Sema/attr-capabilities.c | 4 +- clang/test/Sema/builtin-assume-aligned.c | 1 + clang/test/Sema/builtins-hexagon-v55.c | 16 +- clang/test/Sema/builtins-hexagon-v60.c | 15 +- clang/test/Sema/builtins-hexagon-v62.c | 14 +- clang/test/Sema/builtins-hvx-none.c | 17 +- clang/test/Sema/builtins-hvx-v60.c | 16 +- clang/test/Sema/builtins-hvx-v62.c | 15 +- clang/test/Sema/overload-arm-mve.c | 115 + clang/test/Sema/patchable-function-entry-attr.cpp | 1 - clang/test/Sema/warn-fortify-source.c | 87 + clang/test/SemaCXX/alloc-align-attr.cpp | 14 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 20 - clang/test/SemaCXX/cxx17-compat.cpp | 36 +- .../cxx1z-class-template-argument-deduction.cpp | 15 - clang/test/SemaCXX/cxx1z-constexpr-lambdas.cpp | 4 +- clang/test/SemaCXX/cxx1z-decomposition.cpp | 4 +- clang/test/SemaCXX/cxx2a-compat.cpp | 14 +- .../test/SemaCXX/cxx2a-initializer-aggregates.cpp | 12 +- clang/test/SemaCXX/cxx2a-three-way-comparison.cpp | 9 - clang/test/SemaCXX/invalid-member-expr.cpp | 1 - clang/test/SemaCXX/member-init.cpp | 2 +- clang/test/SemaCXX/microsoft-template-shadow.cpp | 11 - clang/test/SemaCXX/pseudo-destructors.cpp | 12 +- .../SemaCXX/std-align-val-t-in-operator-new.cpp | 59 + clang/test/SemaCXX/typo-correction.cpp | 5 +- clang/test/SemaCXX/vartemplate-lambda.cpp | 8 +- .../SemaCXX/warn-missing-variable-declarations.cpp | 2 - clang/test/SemaCXX/warn-range-loop-analysis.cpp | 2 +- clang/test/SemaObjC/method-direct-arc.m | 48 + clang/test/SemaObjC/method-direct.m | 3 + .../SemaOpenCL/address-spaces-conversions-cl2.0.cl | 26 +- clang/test/SemaOpenCL/address-spaces.cl | 4 +- .../builtins-amdgcn-error-gfx908-param.cl | 159 + .../SemaOpenCLCXX/address-space-castoperators.cl | 12 - .../test/SemaOpenCLCXX/address-space-deduction.cl | 2 +- .../test/SemaOpenCLCXX/address-space-references.cl | 13 - clang/test/SemaTemplate/deduction.cpp | 17 - clang/test/SemaTemplate/dependent-expr.cpp | 69 +- clang/test/SemaTemplate/enum-argument.cpp | 3 +- .../instantiate-abbreviated-template.cpp | 45 - .../test/SemaTemplate/instantiate-local-class.cpp | 13 - .../SemaTemplate/instantiate-requires-clause.cpp | 11 +- .../SemaTemplate/instantiate-requires-expr.cpp | 13 - .../SemaTemplate/instantiate-template-argument.cpp | 28 - .../ms-lookup-template-base-classes.cpp | 1 - clang/test/SemaTemplate/subst-into-subst.cpp | 34 - clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 14 + .../SemaTemplate/value-dependent-bitfield-cond.cpp | 13 - clang/test/lit.site.cfg.py.in | 2 +- clang/tools/c-index-test/core_main.cpp | 5 +- clang/tools/clang-diff/ClangDiff.cpp | 2 +- .../clang-extdef-mapping/ClangExtDefMapGen.cpp | 4 +- .../clang-offload-bundler/ClangOffloadBundler.cpp | 59 +- clang/tools/clang-refactor/TestSupport.cpp | 2 +- clang/tools/clang-scan-deps/ClangScanDeps.cpp | 223 +- clang/tools/clang-shlib/CMakeLists.txt | 17 +- clang/tools/diagtool/DiagTool.cpp | 5 +- clang/tools/driver/cc1_main.cpp | 3 +- clang/tools/driver/cc1as_main.cpp | 35 +- clang/tools/driver/driver.cpp | 28 +- clang/tools/libclang/CIndexDiagnostic.cpp | 8 +- clang/tools/libclang/CIndexer.cpp | 5 +- clang/tools/libclang/CIndexer.h | 2 +- clang/tools/libclang/CLog.h | 2 +- clang/tools/libclang/CMakeLists.txt | 1 + clang/tools/libclang/Indexing.cpp | 4 +- clang/unittests/AST/ASTImporterFixtures.cpp | 4 +- clang/unittests/AST/ASTTraverserTest.cpp | 85 +- clang/unittests/AST/DeclPrinterTest.cpp | 15 +- clang/unittests/AST/NamedDeclPrinterTest.cpp | 18 +- .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 22 +- .../unittests/ASTMatchers/ASTMatchersNodeTest.cpp | 17 + clang/unittests/ASTMatchers/ASTMatchersTest.h | 12 +- .../ASTMatchers/ASTMatchersTraversalTest.cpp | 99 +- clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 7 +- clang/unittests/Analysis/CFGBuildResult.h | 10 +- clang/unittests/Analysis/CFGTest.cpp | 62 +- clang/unittests/Basic/SourceManagerTest.cpp | 2 +- .../DirectoryWatcher/DirectoryWatcherTest.cpp | 4 +- clang/unittests/Driver/SanitizerArgsTest.cpp | 2 +- clang/unittests/Format/FormatTest.cpp | 122 +- clang/unittests/Format/FormatTestCSharp.cpp | 51 + clang/unittests/Format/FormatTestJS.cpp | 155 +- clang/unittests/Frontend/ASTUnitTest.cpp | 2 +- clang/unittests/Frontend/CompilerInstanceTest.cpp | 4 +- clang/unittests/Frontend/FrontendActionTest.cpp | 13 +- clang/unittests/Frontend/PCHPreambleTest.cpp | 2 +- clang/unittests/Index/IndexTests.cpp | 23 +- clang/unittests/Lex/LexerTest.cpp | 2 +- clang/unittests/Rename/ClangRenameTest.h | 4 +- clang/unittests/Sema/ExternalSemaSourceTest.cpp | 2 +- .../Serialization/InMemoryModuleCacheTest.cpp | 38 +- .../unittests/Tooling/CompilationDatabaseTest.cpp | 12 +- clang/unittests/Tooling/DependencyScannerTest.cpp | 27 +- clang/unittests/Tooling/ExecutionTest.cpp | 4 +- clang/unittests/Tooling/HeaderIncludesTest.cpp | 2 +- clang/unittests/Tooling/QualTypeNamesTest.cpp | 2 +- clang/unittests/Tooling/RangeSelectorTest.cpp | 64 +- .../RecursiveASTVisitorTestPostOrderVisitor.cpp | 4 +- clang/unittests/Tooling/RefactoringTest.cpp | 23 +- clang/unittests/Tooling/RewriterTestContext.h | 5 +- clang/unittests/Tooling/SourceCodeBuildersTest.cpp | 2 +- clang/unittests/Tooling/SourceCodeTest.cpp | 116 + clang/unittests/Tooling/StencilTest.cpp | 28 +- clang/unittests/Tooling/Syntax/TokensTest.cpp | 25 +- clang/unittests/Tooling/Syntax/TreeTest.cpp | 3 +- clang/unittests/Tooling/ToolingTest.cpp | 9 +- clang/unittests/Tooling/TransformerTest.cpp | 73 +- clang/unittests/libclang/TestUtils.h | 6 +- clang/utils/TableGen/ClangASTNodesEmitter.cpp | 6 +- clang/utils/TableGen/ClangAttrEmitter.cpp | 128 +- .../TableGen/ClangCommentCommandInfoEmitter.cpp | 2 +- ...ngCommentHTMLNamedCharacterReferenceEmitter.cpp | 4 +- .../utils/TableGen/ClangCommentHTMLTagsEmitter.cpp | 5 +- clang/utils/TableGen/ClangDiagnosticsEmitter.cpp | 68 +- clang/utils/TableGen/ClangOpenCLBuiltinEmitter.cpp | 3 +- clang/utils/TableGen/ClangOptionDocEmitter.cpp | 12 +- clang/utils/TableGen/ClangSACheckersEmitter.cpp | 2 +- clang/utils/TableGen/MveEmitter.cpp | 136 +- clang/utils/TableGen/NeonEmitter.cpp | 61 +- clang/utils/perf-training/perf-helper.py | 1 + clang/www/cxx_dr_status.html | 10 +- clang/www/cxx_status.html | 59 +- clang/www/make_cxx_dr_status | 12 +- compiler-rt/CMakeLists.txt | 6 +- compiler-rt/cmake/config-ix.cmake | 24 +- compiler-rt/lib/asan/asan_thread.cpp | 2 + compiler-rt/lib/asan/tests/asan_test.cpp | 4 + compiler-rt/lib/builtins/riscv/int_mul_impl.inc | 31 - compiler-rt/lib/builtins/riscv/muldi3.S | 11 - compiler-rt/lib/builtins/riscv/mulsi3.S | 23 +- compiler-rt/lib/fuzzer/CMakeLists.txt | 2 - compiler-rt/lib/fuzzer/FuzzerDriver.cpp | 5 +- compiler-rt/lib/fuzzer/FuzzerUtilFuchsia.cpp | 86 +- .../lib/gwp_asan/guarded_pool_allocator.cpp | 65 +- compiler-rt/lib/gwp_asan/guarded_pool_allocator.h | 50 +- compiler-rt/lib/gwp_asan/options.inc | 4 + .../guarded_pool_allocator_posix.cpp | 62 +- compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 5 +- compiler-rt/lib/gwp_asan/tests/enable_disable.cpp | 86 + compiler-rt/lib/gwp_asan/tests/harness.cpp | 10 + compiler-rt/lib/gwp_asan/tests/harness.h | 17 +- compiler-rt/lib/gwp_asan/tests/iterate.cpp | 66 + compiler-rt/lib/hwasan/hwasan.cpp | 28 +- compiler-rt/lib/hwasan/hwasan.h | 29 - compiler-rt/lib/hwasan/hwasan_thread.h | 14 - compiler-rt/lib/lsan/CMakeLists.txt | 5 +- compiler-rt/lib/lsan/lsan.cpp | 17 +- compiler-rt/lib/lsan/lsan.h | 6 + compiler-rt/lib/lsan/lsan_allocator.h | 5 +- compiler-rt/lib/lsan/lsan_common.cpp | 51 +- compiler-rt/lib/lsan/lsan_common.h | 17 +- compiler-rt/lib/lsan/lsan_common_fuchsia.cpp | 166 + compiler-rt/lib/lsan/lsan_common_linux.cpp | 3 +- compiler-rt/lib/lsan/lsan_common_mac.cpp | 3 +- compiler-rt/lib/lsan/lsan_fuchsia.cpp | 123 + compiler-rt/lib/lsan/lsan_fuchsia.h | 35 + compiler-rt/lib/lsan/lsan_interceptors.cpp | 19 +- compiler-rt/lib/lsan/lsan_linux.cpp | 6 +- compiler-rt/lib/lsan/lsan_posix.cpp | 96 + compiler-rt/lib/lsan/lsan_posix.h | 49 + compiler-rt/lib/lsan/lsan_thread.cpp | 98 +- compiler-rt/lib/lsan/lsan_thread.h | 35 +- compiler-rt/lib/profile/CMakeLists.txt | 1 + compiler-rt/lib/profile/GCDAProfiling.c | 79 +- compiler-rt/lib/profile/InstrProfiling.h | 7 + compiler-rt/lib/profile/InstrProfilingBiasVar.c | 15 + compiler-rt/lib/profile/InstrProfilingBuffer.c | 6 +- compiler-rt/lib/profile/InstrProfilingFile.c | 102 +- compiler-rt/lib/profile/InstrProfilingInternal.h | 1 + .../lib/profile/InstrProfilingPlatformFuchsia.c | 149 +- compiler-rt/lib/sanitizer_common/CMakeLists.txt | 2 + .../lib/sanitizer_common/sanitizer_common.h | 2 +- .../sanitizer_common/sanitizer_common_libcdep.cpp | 2 +- .../lib/sanitizer_common/sanitizer_fuchsia.h | 6 + .../lib/sanitizer_common/sanitizer_linux.cpp | 6 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 4 +- .../lib/sanitizer_common/sanitizer_procmaps.h | 7 +- .../sanitizer_procmaps_fuchsia.cpp | 80 + .../sanitizer_stoptheworld_fuchsia.cpp | 42 + .../sanitizer_stoptheworld_mac.cpp | 5 +- compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 2 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 5 +- .../lib/scudo/standalone/allocator_config.h | 18 +- compiler-rt/lib/scudo/standalone/combined.h | 175 +- compiler-rt/lib/scudo/standalone/common.h | 2 + compiler-rt/lib/scudo/standalone/flags.inc | 2 +- compiler-rt/lib/scudo/standalone/linux.cpp | 26 +- compiler-rt/lib/scudo/standalone/memtag.h | 231 + compiler-rt/lib/scudo/standalone/primary32.h | 6 +- compiler-rt/lib/scudo/standalone/primary64.h | 26 +- compiler-rt/lib/scudo/standalone/release.h | 14 +- compiler-rt/lib/scudo/standalone/secondary.h | 267 +- .../lib/scudo/standalone/tests/CMakeLists.txt | 5 +- .../lib/scudo/standalone/tests/combined_test.cpp | 116 +- .../lib/scudo/standalone/tests/primary_test.cpp | 4 + .../lib/scudo/standalone/tests/secondary_test.cpp | 15 +- compiler-rt/lib/scudo/standalone/tsd_shared.h | 4 +- compiler-rt/lib/scudo/standalone/wrappers_c.inc | 9 + compiler-rt/lib/tsan/rtl/tsan_interceptors_mac.cpp | 9 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 3 +- compiler-rt/test/asan/CMakeLists.txt | 77 +- compiler-rt/test/builtins/Unit/clear_cache_test.c | 47 +- compiler-rt/test/fuzzer/CMakeLists.txt | 56 +- compiler-rt/test/fuzzer/fuzzer-custommutator.test | 2 + compiler-rt/test/lit.common.configured.in | 2 +- .../test/profile/ContinuousSyncMode/basic.c | 2 + .../profile/ContinuousSyncMode/lit.local.cfg.py | 18 - .../profile/ContinuousSyncMode/multiple-DSOs.c | 2 + .../profile/ContinuousSyncMode/online-merging.c | 2 + .../profile/ContinuousSyncMode/pid-substitution.c | 2 + .../runtime-counter-relocation.c | 34 + .../profile/ContinuousSyncMode/set-file-object.c | 2 + .../test/profile/ContinuousSyncMode/set-filename.c | 2 + .../Inputs/instrprof-gcov-multithread_fork.cpp | 25 - .../profile/instrprof-gcov-multithread_fork.test | 11 - compiler-rt/test/profile/instrprof-set-filename.c | 11 +- compiler-rt/test/tsan/CMakeLists.txt | 75 +- .../llvm-prettyprinters/gdb/prettyprinters.cpp | 31 +- .../llvm-prettyprinters/gdb/prettyprinters.gdb | 88 + libc/CMakeLists.txt | 3 + libc/cmake/modules/LLVMLibCRules.cmake | 49 +- libc/config/linux/CMakeLists.txt | 10 + libc/config/linux/platfrom_defs.h.inc | 6 - libc/{src/unistd => config/linux}/syscall.h.def | 0 libc/include/CMakeLists.txt | 1 + libc/src/CMakeLists.txt | 1 - libc/src/string/strcat.h | 2 +- libc/src/string/strcpy.h | 2 +- libc/src/sys/mman/CMakeLists.txt | 30 +- libc/src/sys/mman/linux/CMakeLists.txt | 25 + libc/src/sys/mman/linux/mmap.cpp | 62 + libc/src/sys/mman/linux/munmap.cpp | 34 + libc/src/sys/mman/mmap.cpp | 57 - libc/src/sys/mman/mmap.h | 2 +- libc/src/sys/mman/munmap.cpp | 35 - libc/src/sys/mman/munmap.h | 2 +- libc/src/unistd/CMakeLists.txt | 9 - libc/test/config/linux/x86_64/CMakeLists.txt | 2 +- libc/test/config/linux/x86_64/syscall_test.cpp | 5 +- libc/test/src/errno/errno_test.cpp | 3 +- libc/test/src/string/strcat_test.cpp | 20 +- libc/test/src/string/strcpy_test.cpp | 20 +- libc/test/src/sys/mman/CMakeLists.txt | 16 +- libc/test/src/sys/mman/linux/CMakeLists.txt | 15 + libc/test/src/sys/mman/linux/mmap_test.cpp | 46 + libc/test/src/sys/mman/mmap_test.cpp | 48 - libc/utils/CMakeLists.txt | 3 + libc/utils/CPP/Array.h | 47 + libc/utils/CPP/ArrayRef.h | 90 + libc/utils/CPP/CMakeLists.txt | 7 + libc/utils/CPP/README.md | 12 + libc/utils/CPP/StringRef.h | 19 + libc/utils/CPP/TypeTraits.h | 50 + libc/utils/HdrGen/CMakeLists.txt | 2 + libc/utils/HdrGen/Generator.cpp | 2 +- libc/utils/HdrGen/Main.cpp | 2 +- libc/utils/HdrGen/PublicAPICommand.cpp | 18 +- libc/utils/UnitTest/CMakeLists.txt | 8 + libc/utils/UnitTest/Test.cpp | 229 + libc/utils/UnitTest/Test.h | 178 + libc/utils/benchmarks/CMakeLists.txt | 192 + libc/utils/benchmarks/JSON.cpp | 367 + libc/utils/benchmarks/JSON.h | 28 + libc/utils/benchmarks/JSONTest.cpp | 190 + libc/utils/benchmarks/LibcBenchmark.cpp | 40 + libc/utils/benchmarks/LibcBenchmark.h | 324 + libc/utils/benchmarks/LibcBenchmarkTest.cpp | 168 + libc/utils/benchmarks/LibcMemoryBenchmark.cpp | 62 + libc/utils/benchmarks/LibcMemoryBenchmark.h | 183 + libc/utils/benchmarks/LibcMemoryBenchmarkMain.cpp | 100 + libc/utils/benchmarks/LibcMemoryBenchmarkMain.h | 36 + libc/utils/benchmarks/LibcMemoryBenchmarkTest.cpp | 112 + libc/utils/benchmarks/Memcmp.cpp | 87 + libc/utils/benchmarks/Memcpy.cpp | 69 + libc/utils/benchmarks/Memset.cpp | 66 + libc/utils/benchmarks/RATIONALE.md | 243 + libc/utils/benchmarks/README.md | 103 + libc/utils/benchmarks/configuration_big.json | 24 + libc/utils/benchmarks/configuration_small.json | 24 + libc/utils/benchmarks/render.py3 | 175 + libclc/CMakeLists.txt | 12 +- libcxx/CMakeLists.txt | 8 +- libcxx/cmake/caches/Apple.cmake | 1 + libcxx/docs/ReleaseNotes.rst | 29 +- libcxx/docs/conf.py | 4 +- libcxx/include/__bit_reference | 15 - libcxx/include/__config | 13 +- libcxx/include/__libcpp_version | 2 +- libcxx/include/__string | 53 + libcxx/include/array | 2 +- libcxx/include/string | 288 +- libcxx/include/type_traits | 6 + libcxx/src/locale.cpp | 4 +- libcxx/src/string.cpp | 4 +- libcxx/test/CMakeLists.txt | 2 +- .../trivial_for_purposes_of_call.pass.cpp | 57 - .../test/libcxx/modules/cinttypes_exports.sh.cpp | 4 + libcxx/test/libcxx/modules/clocale_exports.sh.cpp | 4 + libcxx/test/libcxx/modules/cstdint_exports.sh.cpp | 4 + .../test/libcxx/modules/inttypes_h_exports.sh.cpp | 4 + libcxx/test/libcxx/modules/stdint_h_exports.sh.cpp | 4 + .../test/libcxx/type_traits/is_scalar.objc.pass.mm | 38 + .../libcxx/utilities/optional/block.objc.pass.mm | 26 + .../pretty_printers/gdb_pretty_printer_test.sh.cpp | 16 + .../associative/map/map.cons/move_assign.pass.cpp | 2 +- .../multimap/multimap.cons/move_assign.pass.cpp | 2 +- .../multiset/multiset.cons/move_assign.pass.cpp | 2 +- .../associative/set/set.cons/move_assign.pass.cpp | 2 +- .../sequences/vector.bool/assign_move.pass.cpp | 2 +- libcxx/utils/gdb/libcxx/printers.py | 29 + libcxx/utils/libcxx/test/config.py | 1 + libcxx/utils/libcxx/test/executor.py | 14 +- libcxx/utils/libcxx/test/target_info.py | 93 +- libcxxabi/CMakeLists.txt | 2 +- libcxxabi/src/CMakeLists.txt | 5 +- libcxxabi/src/cxa_exception.h | 53 +- libcxxabi/test/guard_test_basic.pass.cpp | 2 +- libcxxabi/test/test_demangle.pass.cpp | 20 +- libunwind/CMakeLists.txt | 4 +- libunwind/docs/conf.py | 4 +- libunwind/src/CMakeLists.txt | 10 +- libunwind/src/UnwindCursor.hpp | 5 +- lld/CMakeLists.txt | 27 - lld/COFF/Chunks.h | 10 +- lld/COFF/DLL.cpp | 16 +- lld/COFF/DebugTypes.cpp | 4 +- lld/COFF/Driver.cpp | 36 +- lld/COFF/DriverUtils.cpp | 16 +- lld/COFF/InputFiles.cpp | 8 +- lld/COFF/LTO.cpp | 9 +- lld/COFF/MarkLive.cpp | 6 +- lld/COFF/Options.td | 1 + lld/COFF/PDB.cpp | 7 +- lld/COFF/Symbols.cpp | 6 +- lld/Common/ErrorHandler.cpp | 39 +- lld/Common/Reproduce.cpp | 6 +- lld/Common/Strings.cpp | 30 +- lld/Common/Timer.cpp | 4 +- lld/ELF/AArch64ErrataFix.cpp | 2 +- lld/ELF/ARMErrataFix.cpp | 2 +- lld/ELF/Arch/AArch64.cpp | 113 +- lld/ELF/Arch/AMDGPU.cpp | 7 +- lld/ELF/Arch/ARM.cpp | 73 +- lld/ELF/Arch/AVR.cpp | 10 +- lld/ELF/Arch/Hexagon.cpp | 35 +- lld/ELF/Arch/MSP430.cpp | 18 +- lld/ELF/Arch/Mips.cpp | 57 +- lld/ELF/Arch/PPC.cpp | 55 +- lld/ELF/Arch/PPC64.cpp | 100 +- lld/ELF/Arch/RISCV.cpp | 34 +- lld/ELF/Arch/SPARCV9.cpp | 22 +- lld/ELF/Arch/X86.cpp | 45 +- lld/ELF/Arch/X86_64.cpp | 60 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 21 +- lld/ELF/DriverUtils.cpp | 6 +- lld/ELF/InputFiles.cpp | 10 +- lld/ELF/InputFiles.h | 6 +- lld/ELF/InputSection.cpp | 36 +- lld/ELF/InputSection.h | 4 - lld/ELF/LTO.cpp | 27 +- lld/ELF/LinkerScript.cpp | 17 +- lld/ELF/LinkerScript.h | 14 +- lld/ELF/Options.td | 2 + lld/ELF/OutputSections.cpp | 21 +- lld/ELF/OutputSections.h | 3 +- lld/ELF/Relocations.cpp | 36 +- lld/ELF/ScriptLexer.cpp | 8 +- lld/ELF/ScriptParser.cpp | 119 +- lld/ELF/SymbolTable.cpp | 2 +- lld/ELF/Symbols.cpp | 4 +- lld/ELF/SyntheticSections.cpp | 6 +- lld/ELF/Target.cpp | 13 +- lld/ELF/Target.h | 56 +- lld/ELF/Thunks.cpp | 52 +- lld/ELF/Writer.cpp | 27 +- lld/MinGW/Driver.cpp | 2 +- lld/docs/ReleaseNotes.rst | 111 +- lld/docs/conf.py | 4 +- lld/include/lld/Common/Strings.h | 46 +- lld/include/lld/Common/Version.inc.in | 5 - lld/include/lld/Core/File.h | 2 +- lld/lib/Core/Error.cpp | 3 +- lld/lib/Driver/DarwinLdDriver.cpp | 4 +- lld/lib/ReaderWriter/MachO/Atoms.h | 4 +- lld/lib/ReaderWriter/MachO/MachOLinkingContext.cpp | 6 +- lld/lib/ReaderWriter/YAML/ReaderWriterYAML.cpp | 6 +- lld/test/CMakeLists.txt | 11 +- lld/test/COFF/arm64-import2.test | 20 +- lld/test/COFF/gc-dwarf.s | 60 - lld/test/COFF/pdb-tpi-aligned-records.test | 46 - lld/test/COFF/pdbstripped.test | 7 + lld/test/ELF/Inputs/undef-bad-debug.s | 29 +- lld/test/ELF/aarch64-abs16.s | 4 +- lld/test/ELF/aarch64-abs32.s | 4 +- lld/test/ELF/aarch64-cortex-a53-843419-recognize.s | 8 + lld/test/ELF/aarch64-prel16.s | 4 +- lld/test/ELF/aarch64-prel32.s | 4 +- lld/test/ELF/arm-fix-cortex-a8-recognize.s | 10 + lld/test/ELF/arm-thumb-interwork-notfunc.s | 80 +- lld/test/ELF/arm-thumb-undefined-weak.s | 1 + lld/test/ELF/arm-undefined-weak.s | 1 + lld/test/ELF/emit-relocs-debug.s | 20 - lld/test/ELF/gc-sections-linkorder.s | 32 - lld/test/ELF/gc-sections-linkorder2.s | 16 - ...-linkorder-err.s => gc-sections-metadata-err.s} | 0 lld/test/ELF/gc-sections-metadata.s | 38 + lld/test/ELF/gc-sections-metadata2.s | 19 + lld/test/ELF/hexagon-jump-error.s | 6 +- lld/test/ELF/hexagon-tls-gd.s | 51 + lld/test/ELF/i386-reloc-16.s | 4 +- lld/test/ELF/i386-reloc-8.s | 4 +- lld/test/ELF/i386-reloc-range.s | 2 +- lld/test/ELF/input-section-flags-diag1.test | 13 + lld/test/ELF/input-section-flags-diag2.test | 13 + lld/test/ELF/input-section-flags-diag3.test | 13 + lld/test/ELF/input-section-flags-keep.s | 27 + lld/test/ELF/input-section-flags.s | 115 + lld/test/ELF/invalid-dynamic-list.test | 4 - lld/test/ELF/linkerscript/at-self-reference.s | 63 + lld/test/ELF/linkerscript/common-assign.s | 8 +- ...card-linkorder.s => discard-section-metadata.s} | 0 lld/test/ELF/linkerscript/double-bss.test | 6 +- lld/test/ELF/linkerscript/filename-spec.s | 4 +- lld/test/ELF/linkerscript/linkorder.s | 67 - lld/test/ELF/linkerscript/merge-sections-syms.s | 34 +- lld/test/ELF/linkerscript/noload.s | 55 +- lld/test/ELF/linkerscript/rosegment.test | 20 +- lld/test/ELF/linkerscript/section-metadata.s | 33 + .../{linkorder2.s => section-metadata2.s} | 0 lld/test/ELF/linkorder-err.s | 11 - lld/test/ELF/linkorder-err2.s | 17 - lld/test/ELF/lto/devirt_vcall_vis_public.ll | 128 + lld/test/ELF/lto/thinlto-obj-path.ll | 3 +- lld/test/ELF/many-alloc-sections.s | 2 +- lld/test/ELF/ppc64-reloc-addr.s | 8 +- lld/test/ELF/riscv-branch.s | 4 +- lld/test/ELF/riscv-call.s | 7 +- lld/test/ELF/riscv-hi20-lo12.s | 4 +- lld/test/ELF/riscv-jal.s | 8 +- lld/test/ELF/riscv-pcrel-hilo.s | 4 +- lld/test/ELF/section-metadata-err.s | 15 + lld/test/ELF/section-metadata-err2.s | 17 + lld/test/ELF/section-metadata-err3.s | 17 + lld/test/ELF/undef.s | 20 +- lld/test/ELF/version-script-err.s | 5 - lld/test/ELF/x86-64-reloc-error.s | 10 +- lld/test/ELF/x86-64-reloc-error2.s | 3 +- lld/test/lit.site.cfg.py.in | 2 +- lld/test/wasm/debuginfo.test | 7 +- lld/test/wasm/signature-mismatch-export.ll | 2 +- lld/test/wasm/signature-mismatch.ll | 2 +- lld/unittests/DriverTests/DarwinLdDriverTest.cpp | 2 +- .../MachOTests/MachONormalizedFileToAtomsTests.cpp | 7 +- lld/wasm/Driver.cpp | 6 +- lld/wasm/InputFiles.cpp | 2 +- lld/wasm/InputFiles.h | 4 +- lld/wasm/OutputSections.cpp | 2 +- lld/wasm/SymbolTable.cpp | 2 +- lld/wasm/Symbols.cpp | 2 +- lld/wasm/SyntheticSections.h | 3 +- lld/wasm/Writer.cpp | 17 +- lld/wasm/WriterUtils.cpp | 2 +- lldb/CMakeLists.txt | 3 +- lldb/bindings/headers.swig | 4 +- lldb/docs/resources/bots.rst | 1 + lldb/docs/resources/reproducers.rst | 25 + lldb/docs/use/map.rst | 32 + lldb/docs/use/symbols.rst | 2 +- lldb/docs/use/variable.rst | 52 +- lldb/include/lldb/API/SBLaunchInfo.h | 4 + lldb/include/lldb/API/SBPlatform.h | 8 +- lldb/include/lldb/API/SBReproducer.h | 1 + lldb/include/lldb/Breakpoint/BreakpointSite.h | 2 + lldb/include/lldb/Breakpoint/StoppointLocation.h | 2 +- lldb/include/lldb/Core/Debugger.h | 23 +- lldb/include/lldb/Core/Module.h | 9 +- lldb/include/lldb/Core/ModuleList.h | 8 + lldb/include/lldb/Core/ValueObject.h | 2 - lldb/include/lldb/DataFormatters/FormatClasses.h | 4 +- lldb/include/lldb/Expression/DiagnosticManager.h | 2 +- lldb/include/lldb/Expression/Materializer.h | 16 +- lldb/include/lldb/Expression/REPL.h | 4 +- lldb/include/lldb/Host/FileSystem.h | 1 + lldb/include/lldb/Interpreter/CommandObject.h | 2 +- lldb/include/lldb/Symbol/ClangASTContext.h | 1006 --- lldb/include/lldb/Symbol/ClangASTImporter.h | 6 +- .../lldb/Symbol/ClangExternalASTSourceCallbacks.h | 8 +- lldb/include/lldb/Symbol/CompilerDeclContext.h | 2 +- lldb/include/lldb/Symbol/CompilerType.h | 2 +- lldb/include/lldb/Symbol/Function.h | 8 +- lldb/include/lldb/Symbol/LineTable.h | 13 +- lldb/include/lldb/Symbol/TypeSystem.h | 2 +- lldb/include/lldb/Symbol/TypeSystemClang.h | 1019 +++ lldb/include/lldb/Target/Process.h | 4 +- lldb/include/lldb/Target/Target.h | 5 +- lldb/include/lldb/Target/ThreadPlan.h | 4 + lldb/include/lldb/Target/ThreadPlanStepInRange.h | 6 + lldb/include/lldb/Target/ThreadSpec.h | 6 +- lldb/include/lldb/Utility/AnsiTerminal.h | 2 +- lldb/include/lldb/Utility/ArchSpec.h | 2 + lldb/include/lldb/Utility/CompletionRequest.h | 45 +- lldb/include/lldb/Utility/Environment.h | 3 +- lldb/include/lldb/Utility/Reproducer.h | 11 +- .../lldb/Utility/ReproducerInstrumentation.h | 73 +- lldb/include/lldb/Utility/StringExtractor.h | 2 +- lldb/include/lldb/Utility/StructuredData.h | 2 +- lldb/include/lldb/lldb-enumerations.h | 1 + lldb/include/lldb/lldb-forward.h | 4 +- .../anonymous-struct/TestCallUserAnonTypedef.py | 2 +- .../call-function/TestCallBuiltinFunction.py | 3 - .../call-function/TestCallUserDefinedFunction.py | 16 +- .../TestCallOverriddenMethod.py | 10 +- ...lassTemplateSpecializationParametersHandling.py | 3 +- .../completion-crash-invalid-iterator}/Makefile | 0 .../TestInvalidIteratorCompletionCrash.py | 21 + .../completion-crash-invalid-iterator/main.cpp | 22 + .../completion-crash1/TestCompletionCrash1.py | 4 - .../commands/expression/completion-crash1/main.cpp | 12 - .../TestDeletingImplicitCopyConstructor.py} | 0 .../deleting-implicit-copy-constructor/main.cpp | 20 + .../expression/entry-bp/TestExprEntryBP.py | 5 +- .../import-std-module/basic/TestImportStdModule.py | 10 +- .../conflicts/TestStdModuleWithConflicts.py | 6 +- .../deque-basic/TestBasicDeque.py | 37 - .../deque-basic/TestDequeFromStdModule.py | 37 + ....py => TestDbgInfoContentDequeFromStdModule.py} | 0 ... TestDbgInfoContentForwardListFromStdModule.py} | 0 .../{forward_list-basic => forward_list}/Makefile | 0 .../TestForwardListFromStdModule.py} | 0 .../{forward_list-basic => forward_list}/main.cpp | 0 ...t.py => TestDbgInfoContentListFromStdModule.py} | 0 .../{list-basic => list}/Makefile | 0 .../TestListFromStdModule.py} | 0 .../{list-basic => list}/main.cpp | 0 .../{TestQueue.py => TestQueueFromStdModule.py} | 0 ...=> TestSharedPtrDbgInfoContentFromStdModule.py} | 0 ...tSharedPtr.py => TestSharedPtrFromStdModule.py} | 0 .../{TestStack.py => TestStackFromStdModule.py} | 0 .../sysroot/TestStdModuleSysroot.py | 1 + ...tUniquePtr.py => TestUniquePtrFromStdModule.py} | 0 ...oolVector.py => TestVectorBoolFromStdModule.py} | 0 ...py => TestDbgInfoContentVectorFromStdModule.py} | 0 ...tors.py => TestVectorOfVectorsFromStdModule.py} | 0 .../{vector-basic => vector}/Makefile | 0 .../TestVectorFromStdModule.py} | 0 .../{vector-basic => vector}/main.cpp | 0 ...y => TestDbgInfoContentWeakPtrFromStdModule.py} | 0 ...{TestWeakPtr.py => TestWeakPtrFromStdModule.py} | 0 .../inline-namespace/TestInlineNamespace.py | 4 +- .../TestNamespaceLocalVarSameNameCppAndC.py | 8 +- .../expression/radar_8638051/Test8638051.py | 9 +- .../static-initializers/TestStaticInitializers.py | 4 +- .../test/commands/expression/test/TestExprs.py | 39 +- .../test/commands/settings/quoting/TestQuoting.py | 2 +- .../target/auto-install-main-executable/Makefile | 9 + .../TestAutoInstallMainExecutable.py | 137 + .../target/auto-install-main-executable/main.cpp | 8 + .../breakpoint_callback_command_source}/Makefile | 0 .../TestBreakpointCallbackCommandSource.py | 35 + .../breakpoint_callback_command_source/main.c | 4 + .../breakpoint_callback_command_source/source.lldb | 1 + .../comp_dir_symlink/TestCompDirSymLink.py | 35 +- .../TestHWBreakMultiThread.py | 45 +- .../TestRequireHWBreakpoints.py | 23 +- .../TestDataFormatterObjCNSData.py | 2 +- .../TestDataFormatterObjCNSDate.py | 56 +- .../cmtime/TestDataFormatterCMTime.py | 16 +- .../data-formatter-objc/cmtime/main.m | 17 +- .../data-formatter/data-formatter-objc/main.m | 2 +- .../TestDataFormatterPythonSynth.py | 42 +- .../fooSynthProvider.py | 26 + .../data-formatter-python-synth/main.cpp | 8 +- .../tail_call_frames/cross_dso/Makefile | 17 + .../tail_call_frames/cross_dso/One.mk | 7 + .../tail_call_frames/cross_dso/One/One.c | 11 + .../cross_dso/TestCrossDSOTailCalls.py | 65 + .../tail_call_frames/cross_dso/Two.mk | 6 + .../tail_call_frames/cross_dso/Two/Two.c | 12 + .../tail_call_frames/cross_dso/main.c | 12 + .../tail_call_frames/cross_dso/shared.h | 3 + .../tail_call_frames/cross_object/Makefile | 4 + .../tail_call_frames/cross_object/One.c | 11 + .../cross_object/TestCrossObjectTailCalls.py | 60 + .../tail_call_frames/cross_object/Two.c | 12 + .../tail_call_frames/cross_object/main.c | 12 + .../tail_call_frames/cross_object/shared.h | 3 + .../test/lang/c/enum_types/TestEnumTypes.py | 2 +- .../test/lang/c/forward/TestForwardDeclaration.py | 2 +- .../lldbsuite/test/lang/cpp/auto/TestCPPAuto.py | 2 +- .../lldbsuite/test/lang/cpp/bool/TestCPPBool.py | 7 +- .../lang/cpp/call-function/TestCallCPPFunction.py | 3 +- .../lang/cpp/chained-calls/TestCppChainedCalls.py | 65 +- .../test/lang/cpp/char1632_t/TestChar1632T.py | 12 +- .../test/lang/cpp/char8_t/TestCxxChar8_t.py | 11 +- .../cpp/covariant-return-types}/Makefile | 0 .../TestCovariantReturnTypes.py | 40 + .../test/lang/cpp/covariant-return-types/main.cpp | 40 + .../test/lang/cpp/incomplete-types/Makefile | 41 +- .../cpp/limit-debug-info/TestWithLimitDebugInfo.py | 8 +- .../Makefile | 0 .../TestObjCDirectDispatchStepping.py | 50 + .../objc/direct-dispatch-step/stepping-tests.m | 117 + .../lldbsuite/test/lang/objc/ivar-IMP/Makefile | 15 +- .../lang/objc/objc-stepping/TestObjCStepping.py | 54 +- .../Python/lldbsuite/test/make/Makefile.rules | 7 + lldb/scripts/swig_bot_lib/__init__.py | 0 lldb/source/API/SBAddress.cpp | 2 +- lldb/source/API/SBAttachInfo.cpp | 2 +- lldb/source/API/SBBlock.cpp | 2 +- lldb/source/API/SBBreakpoint.cpp | 2 +- lldb/source/API/SBBreakpointLocation.cpp | 2 +- lldb/source/API/SBBreakpointName.cpp | 2 +- lldb/source/API/SBBreakpointOptionCommon.cpp | 2 +- lldb/source/API/SBBroadcaster.cpp | 2 +- lldb/source/API/SBCommandInterpreter.cpp | 2 +- lldb/source/API/SBCommandReturnObject.cpp | 2 +- lldb/source/API/SBCommunication.cpp | 2 +- lldb/source/API/SBCompileUnit.cpp | 2 +- lldb/source/API/SBData.cpp | 2 +- lldb/source/API/SBDebugger.cpp | 4 +- lldb/source/API/SBDeclaration.cpp | 2 +- lldb/source/API/SBError.cpp | 2 +- lldb/source/API/SBEvent.cpp | 2 +- lldb/source/API/SBExecutionContext.cpp | 3 +- lldb/source/API/SBExpressionOptions.cpp | 3 +- lldb/source/API/SBFile.cpp | 2 +- lldb/source/API/SBFileSpec.cpp | 2 +- lldb/source/API/SBFileSpecList.cpp | 2 +- lldb/source/API/SBFrame.cpp | 2 +- lldb/source/API/SBFunction.cpp | 2 +- lldb/source/API/SBHostOS.cpp | 2 +- lldb/source/API/SBInstruction.cpp | 2 +- lldb/source/API/SBInstructionList.cpp | 2 +- lldb/source/API/SBLanguageRuntime.cpp | 2 +- lldb/source/API/SBLaunchInfo.cpp | 19 +- lldb/source/API/SBLineEntry.cpp | 2 +- lldb/source/API/SBListener.cpp | 2 +- lldb/source/API/SBMemoryRegionInfo.cpp | 2 +- lldb/source/API/SBMemoryRegionInfoList.cpp | 2 +- lldb/source/API/SBModule.cpp | 2 +- lldb/source/API/SBModuleSpec.cpp | 2 +- lldb/source/API/SBPlatform.cpp | 42 +- lldb/source/API/SBProcess.cpp | 2 +- lldb/source/API/SBProcessInfo.cpp | 2 +- lldb/source/API/SBQueue.cpp | 2 +- lldb/source/API/SBQueueItem.cpp | 2 +- lldb/source/API/SBReproducer.cpp | 11 +- lldb/source/API/SBSection.cpp | 2 +- lldb/source/API/SBSourceManager.cpp | 2 +- lldb/source/API/SBStream.cpp | 11 +- lldb/source/API/SBStringList.cpp | 2 +- lldb/source/API/SBStructuredData.cpp | 2 +- lldb/source/API/SBSymbol.cpp | 2 +- lldb/source/API/SBSymbolContext.cpp | 2 +- lldb/source/API/SBSymbolContextList.cpp | 2 +- lldb/source/API/SBTarget.cpp | 2 +- lldb/source/API/SBThread.cpp | 2 +- lldb/source/API/SBThreadCollection.cpp | 2 +- lldb/source/API/SBThreadPlan.cpp | 2 +- lldb/source/API/SBTrace.cpp | 2 +- lldb/source/API/SBTraceOptions.cpp | 2 +- lldb/source/API/SBType.cpp | 2 +- lldb/source/API/SBTypeCategory.cpp | 3 +- lldb/source/API/SBTypeEnumMember.cpp | 2 +- lldb/source/API/SBTypeFilter.cpp | 3 +- lldb/source/API/SBTypeFormat.cpp | 3 +- lldb/source/API/SBTypeNameSpecifier.cpp | 3 +- lldb/source/API/SBTypeSummary.cpp | 3 +- lldb/source/API/SBTypeSynthetic.cpp | 3 +- lldb/source/API/SBUnixSignals.cpp | 3 +- lldb/source/API/SBValue.cpp | 4 +- lldb/source/API/SBValueList.cpp | 2 +- lldb/source/API/SBVariablesOptions.cpp | 3 +- lldb/source/API/SBWatchpoint.cpp | 2 +- lldb/source/API/SystemInitializerFull.cpp | 91 +- lldb/source/Breakpoint/Breakpoint.cpp | 2 +- lldb/source/Breakpoint/BreakpointID.cpp | 2 +- lldb/source/Breakpoint/BreakpointIDList.cpp | 4 +- lldb/source/Breakpoint/BreakpointList.cpp | 2 +- lldb/source/Breakpoint/BreakpointLocation.cpp | 9 +- .../Breakpoint/BreakpointLocationCollection.cpp | 2 +- lldb/source/Breakpoint/BreakpointLocationList.cpp | 2 +- lldb/source/Breakpoint/BreakpointName.cpp | 2 +- lldb/source/Breakpoint/BreakpointOptions.cpp | 2 +- lldb/source/Breakpoint/BreakpointPrecondition.cpp | 2 +- lldb/source/Breakpoint/BreakpointResolver.cpp | 2 +- .../Breakpoint/BreakpointResolverAddress.cpp | 2 +- .../Breakpoint/BreakpointResolverFileLine.cpp | 2 +- .../Breakpoint/BreakpointResolverFileRegex.cpp | 4 +- lldb/source/Breakpoint/BreakpointResolverName.cpp | 4 +- .../Breakpoint/BreakpointResolverScripted.cpp | 9 +- lldb/source/Breakpoint/BreakpointSite.cpp | 9 +- lldb/source/Breakpoint/BreakpointSiteList.cpp | 2 +- lldb/source/Breakpoint/Stoppoint.cpp | 2 +- .../source/Breakpoint/StoppointCallbackContext.cpp | 2 +- lldb/source/Breakpoint/StoppointLocation.cpp | 2 +- lldb/source/Breakpoint/Watchpoint.cpp | 2 +- lldb/source/Breakpoint/WatchpointList.cpp | 2 +- lldb/source/Breakpoint/WatchpointOptions.cpp | 2 +- lldb/source/Commands/CommandCompletions.cpp | 6 +- lldb/source/Commands/CommandObjectApropos.cpp | 3 +- lldb/source/Commands/CommandObjectBreakpoint.cpp | 32 +- .../Commands/CommandObjectBreakpointCommand.cpp | 4 +- lldb/source/Commands/CommandObjectCommands.cpp | 32 +- lldb/source/Commands/CommandObjectDisassemble.cpp | 8 +- lldb/source/Commands/CommandObjectExpression.cpp | 17 +- lldb/source/Commands/CommandObjectFrame.cpp | 2 +- lldb/source/Commands/CommandObjectGUI.cpp | 4 +- lldb/source/Commands/CommandObjectHelp.cpp | 4 +- lldb/source/Commands/CommandObjectLanguage.cpp | 2 +- lldb/source/Commands/CommandObjectLog.cpp | 6 +- lldb/source/Commands/CommandObjectMemory.cpp | 2 +- lldb/source/Commands/CommandObjectMultiword.cpp | 16 +- lldb/source/Commands/CommandObjectPlatform.cpp | 4 +- lldb/source/Commands/CommandObjectPlugin.cpp | 2 +- lldb/source/Commands/CommandObjectProcess.cpp | 10 +- lldb/source/Commands/CommandObjectQuit.cpp | 2 +- lldb/source/Commands/CommandObjectRegister.cpp | 2 +- lldb/source/Commands/CommandObjectReproducer.cpp | 14 +- lldb/source/Commands/CommandObjectSettings.cpp | 6 +- lldb/source/Commands/CommandObjectSource.cpp | 10 +- lldb/source/Commands/CommandObjectStats.cpp | 2 +- lldb/source/Commands/CommandObjectTarget.cpp | 30 +- lldb/source/Commands/CommandObjectThread.cpp | 6 +- lldb/source/Commands/CommandObjectType.cpp | 18 +- lldb/source/Commands/CommandObjectVersion.cpp | 2 +- lldb/source/Commands/CommandObjectWatchpoint.cpp | 6 +- .../Commands/CommandObjectWatchpointCommand.cpp | 6 +- lldb/source/Commands/Options.td | 2 + lldb/source/Core/Address.cpp | 2 +- lldb/source/Core/AddressRange.cpp | 2 +- lldb/source/Core/AddressResolver.cpp | 2 +- lldb/source/Core/AddressResolverFileLine.cpp | 2 +- lldb/source/Core/AddressResolverName.cpp | 2 +- lldb/source/Core/Communication.cpp | 2 +- lldb/source/Core/CoreProperties.td | 4 + lldb/source/Core/Debugger.cpp | 130 +- lldb/source/Core/Disassembler.cpp | 4 +- lldb/source/Core/DumpDataExtractor.cpp | 2 +- lldb/source/Core/DumpRegisterValue.cpp | 4 +- lldb/source/Core/DynamicLoader.cpp | 2 +- lldb/source/Core/EmulateInstruction.cpp | 2 +- lldb/source/Core/FileLineResolver.cpp | 2 +- lldb/source/Core/FileSpecList.cpp | 2 +- lldb/source/Core/FormatEntity.cpp | 2 +- lldb/source/Core/Highlighter.cpp | 2 +- lldb/source/Core/IOHandler.cpp | 9 +- lldb/source/Core/IOHandlerCursesGUI.cpp | 2 +- lldb/source/Core/Mangled.cpp | 2 +- lldb/source/Core/Module.cpp | 12 +- lldb/source/Core/ModuleChild.cpp | 2 +- lldb/source/Core/ModuleList.cpp | 27 +- lldb/source/Core/Opcode.cpp | 2 +- lldb/source/Core/PluginManager.cpp | 5 +- lldb/source/Core/RichManglingContext.cpp | 2 +- lldb/source/Core/SearchFilter.cpp | 2 +- lldb/source/Core/Section.cpp | 2 +- lldb/source/Core/SourceManager.cpp | 2 +- lldb/source/Core/StreamAsynchronousIO.cpp | 2 +- lldb/source/Core/StreamFile.cpp | 2 +- lldb/source/Core/UserSettingsController.cpp | 2 +- lldb/source/Core/Value.cpp | 2 +- lldb/source/Core/ValueObject.cpp | 34 +- lldb/source/Core/ValueObjectCast.cpp | 2 +- lldb/source/Core/ValueObjectChild.cpp | 2 +- lldb/source/Core/ValueObjectConstResult.cpp | 2 +- lldb/source/Core/ValueObjectConstResultCast.cpp | 2 +- lldb/source/Core/ValueObjectConstResultChild.cpp | 2 +- lldb/source/Core/ValueObjectConstResultImpl.cpp | 2 +- lldb/source/Core/ValueObjectDynamicValue.cpp | 2 +- lldb/source/Core/ValueObjectList.cpp | 2 +- lldb/source/Core/ValueObjectMemory.cpp | 2 +- lldb/source/Core/ValueObjectRegister.cpp | 2 +- lldb/source/Core/ValueObjectSyntheticFilter.cpp | 2 +- lldb/source/Core/ValueObjectVariable.cpp | 2 +- lldb/source/DataFormatters/CXXFunctionPointer.cpp | 2 +- lldb/source/DataFormatters/DataVisualization.cpp | 3 +- .../DataFormatters/DumpValueObjectOptions.cpp | 3 +- lldb/source/DataFormatters/FormatCache.cpp | 7 +- lldb/source/DataFormatters/FormatClasses.cpp | 3 +- lldb/source/DataFormatters/FormatManager.cpp | 2 +- lldb/source/DataFormatters/FormattersHelpers.cpp | 3 +- lldb/source/DataFormatters/LanguageCategory.cpp | 7 +- lldb/source/DataFormatters/StringPrinter.cpp | 3 +- lldb/source/DataFormatters/TypeCategory.cpp | 4 +- lldb/source/DataFormatters/TypeCategoryMap.cpp | 3 +- lldb/source/DataFormatters/TypeFormat.cpp | 12 +- lldb/source/DataFormatters/TypeSummary.cpp | 14 +- lldb/source/DataFormatters/TypeSynthetic.cpp | 9 +- lldb/source/DataFormatters/ValueObjectPrinter.cpp | 2 +- lldb/source/DataFormatters/VectorType.cpp | 2 +- lldb/source/Expression/DWARFExpression.cpp | 7 +- lldb/source/Expression/DiagnosticManager.cpp | 4 +- lldb/source/Expression/Expression.cpp | 2 +- lldb/source/Expression/ExpressionVariable.cpp | 2 +- lldb/source/Expression/FunctionCaller.cpp | 2 +- lldb/source/Expression/IRExecutionUnit.cpp | 2 +- lldb/source/Expression/IRInterpreter.cpp | 6 +- lldb/source/Expression/IRMemoryMap.cpp | 2 +- lldb/source/Expression/LLVMUserExpression.cpp | 2 +- lldb/source/Expression/Materializer.cpp | 5 +- lldb/source/Expression/REPL.cpp | 17 +- lldb/source/Expression/UserExpression.cpp | 11 +- lldb/source/Expression/UtilityFunction.cpp | 2 +- lldb/source/Host/android/HostInfoAndroid.cpp | 2 +- lldb/source/Host/android/LibcGlue.cpp | 2 +- lldb/source/Host/common/Editline.cpp | 6 +- lldb/source/Host/common/File.cpp | 2 +- lldb/source/Host/common/FileAction.cpp | 2 +- lldb/source/Host/common/FileCache.cpp | 2 +- lldb/source/Host/common/FileSystem.cpp | 14 +- lldb/source/Host/common/GetOptInc.cpp | 2 +- lldb/source/Host/common/Host.cpp | 2 +- lldb/source/Host/common/HostInfoBase.cpp | 2 +- lldb/source/Host/common/HostNativeThreadBase.cpp | 2 +- lldb/source/Host/common/HostProcess.cpp | 2 +- lldb/source/Host/common/HostThread.cpp | 2 +- lldb/source/Host/common/LZMA.cpp | 2 +- lldb/source/Host/common/LockFileBase.cpp | 2 +- lldb/source/Host/common/MainLoop.cpp | 2 +- .../Host/common/MonitoringProcessLauncher.cpp | 2 +- lldb/source/Host/common/NativeProcessProtocol.cpp | 2 +- lldb/source/Host/common/NativeRegisterContext.cpp | 2 +- lldb/source/Host/common/NativeThreadProtocol.cpp | 2 +- lldb/source/Host/common/NativeWatchpointList.cpp | 2 +- lldb/source/Host/common/OptionParser.cpp | 4 +- lldb/source/Host/common/PipeBase.cpp | 2 +- lldb/source/Host/common/ProcessLaunchInfo.cpp | 4 +- lldb/source/Host/common/ProcessRunLock.cpp | 2 +- lldb/source/Host/common/PseudoTerminal.cpp | 2 +- lldb/source/Host/common/Socket.cpp | 4 +- lldb/source/Host/common/SocketAddress.cpp | 2 +- lldb/source/Host/common/StringConvert.cpp | 2 +- lldb/source/Host/common/TCPSocket.cpp | 6 +- lldb/source/Host/common/TaskPool.cpp | 2 +- lldb/source/Host/common/Terminal.cpp | 2 +- lldb/source/Host/common/ThreadLauncher.cpp | 2 +- lldb/source/Host/common/UDPSocket.cpp | 6 +- lldb/source/Host/common/XML.cpp | 2 +- lldb/source/Host/freebsd/Host.cpp | 3 +- lldb/source/Host/freebsd/HostInfoFreeBSD.cpp | 2 +- lldb/source/Host/linux/AbstractSocket.cpp | 2 +- lldb/source/Host/linux/Host.cpp | 2 +- lldb/source/Host/linux/HostInfoLinux.cpp | 2 +- lldb/source/Host/linux/LibcGlue.cpp | 2 +- lldb/source/Host/linux/ProcessLauncherLinux.cpp | 0 lldb/source/Host/linux/Support.cpp | 2 +- lldb/source/Host/macosx/cfcpp/CFCBundle.cpp | 2 +- lldb/source/Host/macosx/cfcpp/CFCData.cpp | 2 +- lldb/source/Host/macosx/cfcpp/CFCMutableArray.cpp | 2 +- .../Host/macosx/cfcpp/CFCMutableDictionary.cpp | 2 +- lldb/source/Host/macosx/cfcpp/CFCMutableSet.cpp | 2 +- lldb/source/Host/macosx/cfcpp/CFCString.cpp | 2 +- lldb/source/Host/macosx/objcxx/Host.mm | 32 - lldb/source/Host/netbsd/Host.cpp | 2 +- lldb/source/Host/netbsd/HostInfoNetBSD.cpp | 2 +- lldb/source/Host/openbsd/Host.cpp | 2 +- lldb/source/Host/openbsd/HostInfoOpenBSD.cpp | 2 +- .../Host/posix/ConnectionFileDescriptorPosix.cpp | 14 +- lldb/source/Host/posix/DomainSocket.cpp | 10 +- lldb/source/Host/posix/FileSystemPosix.cpp | 4 +- lldb/source/Host/posix/HostInfoPosix.cpp | 2 +- lldb/source/Host/posix/HostProcessPosix.cpp | 2 +- lldb/source/Host/posix/HostThreadPosix.cpp | 2 +- lldb/source/Host/posix/LockFilePosix.cpp | 2 +- lldb/source/Host/posix/PipePosix.cpp | 2 +- .../source/Host/posix/ProcessLauncherPosixFork.cpp | 2 +- .../Host/windows/ConnectionGenericFileWindows.cpp | 4 +- lldb/source/Host/windows/EditLineWin.cpp | 2 +- lldb/source/Host/windows/FileSystem.cpp | 2 +- lldb/source/Host/windows/Host.cpp | 4 +- lldb/source/Host/windows/HostInfoWindows.cpp | 2 +- lldb/source/Host/windows/HostProcessWindows.cpp | 2 +- lldb/source/Host/windows/HostThreadWindows.cpp | 2 +- lldb/source/Host/windows/LockFileWindows.cpp | 2 +- lldb/source/Host/windows/PipeWindows.cpp | 10 +- .../source/Host/windows/ProcessLauncherWindows.cpp | 2 +- lldb/source/Host/windows/ProcessRunLock.cpp | 2 +- lldb/source/Host/windows/Windows.cpp | 2 +- lldb/source/Initialization/SystemInitializer.cpp | 2 +- .../Initialization/SystemInitializerCommon.cpp | 2 +- .../Initialization/SystemLifetimeManager.cpp | 2 +- lldb/source/Interpreter/CommandAlias.cpp | 7 +- lldb/source/Interpreter/CommandHistory.cpp | 4 +- lldb/source/Interpreter/CommandInterpreter.cpp | 108 +- lldb/source/Interpreter/CommandObject.cpp | 42 +- .../Interpreter/CommandObjectRegexCommand.cpp | 2 +- lldb/source/Interpreter/CommandObjectScript.cpp | 2 +- .../source/Interpreter/CommandOptionValidators.cpp | 2 +- lldb/source/Interpreter/CommandReturnObject.cpp | 4 +- lldb/source/Interpreter/OptionArgParser.cpp | 2 +- .../source/Interpreter/OptionGroupArchitecture.cpp | 4 +- lldb/source/Interpreter/OptionGroupBoolean.cpp | 2 +- lldb/source/Interpreter/OptionGroupFile.cpp | 2 +- lldb/source/Interpreter/OptionGroupFormat.cpp | 2 +- lldb/source/Interpreter/OptionGroupOutputFile.cpp | 2 +- lldb/source/Interpreter/OptionGroupPlatform.cpp | 4 +- .../Interpreter/OptionGroupPythonClassWithDict.cpp | 6 +- lldb/source/Interpreter/OptionGroupString.cpp | 2 +- lldb/source/Interpreter/OptionGroupUInt64.cpp | 2 +- lldb/source/Interpreter/OptionGroupUUID.cpp | 2 +- .../Interpreter/OptionGroupValueObjectDisplay.cpp | 2 +- lldb/source/Interpreter/OptionGroupVariable.cpp | 2 +- lldb/source/Interpreter/OptionGroupWatchpoint.cpp | 2 +- lldb/source/Interpreter/OptionValue.cpp | 2 +- lldb/source/Interpreter/OptionValueArch.cpp | 2 +- lldb/source/Interpreter/OptionValueArgs.cpp | 2 +- lldb/source/Interpreter/OptionValueArray.cpp | 2 +- lldb/source/Interpreter/OptionValueBoolean.cpp | 2 +- lldb/source/Interpreter/OptionValueChar.cpp | 2 +- lldb/source/Interpreter/OptionValueDictionary.cpp | 2 +- lldb/source/Interpreter/OptionValueEnumeration.cpp | 2 +- lldb/source/Interpreter/OptionValueFileSpec.cpp | 2 +- lldb/source/Interpreter/OptionValueFormat.cpp | 2 +- .../source/Interpreter/OptionValueFormatEntity.cpp | 4 +- lldb/source/Interpreter/OptionValueLanguage.cpp | 2 +- .../source/Interpreter/OptionValuePathMappings.cpp | 2 +- lldb/source/Interpreter/OptionValueProperties.cpp | 2 +- lldb/source/Interpreter/OptionValueRegex.cpp | 2 +- lldb/source/Interpreter/OptionValueSInt64.cpp | 2 +- lldb/source/Interpreter/OptionValueString.cpp | 7 +- lldb/source/Interpreter/OptionValueUInt64.cpp | 3 +- lldb/source/Interpreter/OptionValueUUID.cpp | 2 +- lldb/source/Interpreter/Options.cpp | 12 +- lldb/source/Interpreter/Property.cpp | 2 +- lldb/source/Interpreter/ScriptInterpreter.cpp | 2 +- .../Plugins/ABI/MacOSX-arm/ABIMacOSX_arm.cpp | 2 +- .../Plugins/ABI/MacOSX-arm64/ABIMacOSX_arm64.cpp | 2 +- .../Plugins/ABI/MacOSX-i386/ABIMacOSX_i386.cpp | 2 +- lldb/source/Plugins/ABI/SysV-arc/ABISysV_arc.cpp | 2 +- lldb/source/Plugins/ABI/SysV-arm/ABISysV_arm.cpp | 2 +- .../Plugins/ABI/SysV-arm64/ABISysV_arm64.cpp | 2 +- .../Plugins/ABI/SysV-hexagon/ABISysV_hexagon.cpp | 2 +- lldb/source/Plugins/ABI/SysV-i386/ABISysV_i386.cpp | 2 +- lldb/source/Plugins/ABI/SysV-mips/ABISysV_mips.cpp | 2 +- .../Plugins/ABI/SysV-mips64/ABISysV_mips64.cpp | 2 +- lldb/source/Plugins/ABI/SysV-ppc/ABISysV_ppc.cpp | 2 +- .../Plugins/ABI/SysV-ppc64/ABISysV_ppc64.cpp | 10 +- .../Plugins/ABI/SysV-s390x/ABISysV_s390x.cpp | 2 +- .../Plugins/ABI/SysV-x86_64/ABISysV_x86_64.cpp | 2 +- .../ABI/Windows-x86_64/ABIWindows_x86_64.cpp | 2 +- .../Plugins/Architecture/Arm/ArchitectureArm.cpp | 2 +- .../Plugins/Architecture/Mips/ArchitectureMips.cpp | 2 +- .../Architecture/PPC64/ArchitecturePPC64.cpp | 2 +- lldb/source/Plugins/Disassembler/CMakeLists.txt | 2 +- .../Disassembler/{llvm => LLVMC}/CMakeLists.txt | 0 .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 1436 +++ .../{llvm => LLVMC}/DisassemblerLLVMC.h | 0 .../Disassembler/llvm/DisassemblerLLVMC.cpp | 1436 --- .../Darwin-Kernel/DynamicLoaderDarwinKernel.cpp | 3 +- .../Hexagon-DYLD/DynamicLoaderHexagonDYLD.cpp | 2 +- .../Hexagon-DYLD/HexagonDYLDRendezvous.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 21 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 12 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 8 +- .../DynamicLoader/POSIX-DYLD/DYLDRendezvous.cpp | 2 +- .../POSIX-DYLD/DynamicLoaderPOSIXDYLD.cpp | 2 +- .../DynamicLoader/Static/DynamicLoaderStatic.cpp | 2 +- .../Windows-DYLD/DynamicLoaderWindowsDYLD.cpp | 3 +- .../Clang/ASTResultSynthesizer.cpp | 8 +- .../ExpressionParser/Clang/ASTStructExtractor.cpp | 2 +- .../Plugins/ExpressionParser/Clang/ASTUtils.cpp | 2 +- .../ExpressionParser/Clang/ClangASTSource.cpp | 395 +- .../ExpressionParser/Clang/ClangASTSource.h | 8 +- .../ExpressionParser/Clang/ClangDeclVendor.cpp | 4 +- .../Clang/ClangExpressionDeclMap.cpp | 44 +- .../Clang/ClangExpressionDeclMap.h | 8 +- .../Clang/ClangExpressionParser.cpp | 14 +- .../ExpressionParser/Clang/ClangExpressionParser.h | 2 +- .../Clang/ClangExpressionSourceCode.cpp | 4 +- .../Clang/ClangExpressionVariable.cpp | 2 +- .../ExpressionParser/Clang/ClangFunctionCaller.cpp | 4 +- .../Plugins/ExpressionParser/Clang/ClangHost.cpp | 10 +- .../Clang/ClangModulesDeclVendor.cpp | 20 +- .../Clang/ClangPersistentVariables.cpp | 14 +- .../Clang/ClangPersistentVariables.h | 9 +- .../ExpressionParser/Clang/ClangUserExpression.cpp | 29 +- .../Clang/ClangUtilityFunction.cpp | 16 +- .../Clang/CppModuleConfiguration.cpp | 2 +- .../ExpressionParser/Clang/IRDynamicChecks.cpp | 2 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 20 +- .../Instruction/ARM/EmulateInstructionARM.cpp | 2 +- .../Plugins/Instruction/ARM/EmulationStateARM.cpp | 2 +- .../Instruction/ARM64/EmulateInstructionARM64.cpp | 2 +- .../Instruction/MIPS/EmulateInstructionMIPS.cpp | 2 +- .../MIPS64/EmulateInstructionMIPS64.cpp | 2 +- .../Instruction/PPC64/EmulateInstructionPPC64.cpp | 2 +- .../InstrumentationRuntime/ASan/ASanRuntime.cpp | 325 - .../InstrumentationRuntime/ASan/ASanRuntime.h | 66 - .../InstrumentationRuntime/ASan/CMakeLists.txt | 2 +- .../ASan/InstrumentationRuntimeASan.cpp | 325 + .../ASan/InstrumentationRuntimeASan.h | 66 + .../MainThreadChecker/CMakeLists.txt | 2 +- .../InstrumentationRuntimeMainThreadChecker.cpp | 281 + .../InstrumentationRuntimeMainThreadChecker.h | 68 + .../MainThreadChecker/MainThreadCheckerRuntime.cpp | 274 - .../MainThreadChecker/MainThreadCheckerRuntime.h | 67 - .../InstrumentationRuntime/TSan/CMakeLists.txt | 2 +- .../TSan/InstrumentationRuntimeTSan.cpp | 1065 +++ .../TSan/InstrumentationRuntimeTSan.h | 81 + .../InstrumentationRuntime/TSan/TSanRuntime.cpp | 1064 --- .../InstrumentationRuntime/TSan/TSanRuntime.h | 81 - .../InstrumentationRuntime/UBSan/CMakeLists.txt | 2 +- .../UBSan/InstrumentationRuntimeUBSan.cpp | 336 + .../UBSan/InstrumentationRuntimeUBSan.h | 68 + .../InstrumentationRuntime/UBSan/UBSanRuntime.cpp | 341 - .../InstrumentationRuntime/UBSan/UBSanRuntime.h | 68 - lldb/source/Plugins/JITLoader/GDB/JITLoaderGDB.cpp | 2 +- .../Plugins/Language/CPlusPlus/BlockPointer.cpp | 20 +- .../Language/CPlusPlus/CPlusPlusLanguage.cpp | 4 +- .../Language/CPlusPlus/CPlusPlusNameParser.cpp | 2 +- .../Plugins/Language/CPlusPlus/CxxStringTypes.cpp | 4 +- lldb/source/Plugins/Language/CPlusPlus/LibCxx.cpp | 12 +- .../Plugins/Language/CPlusPlus/LibCxxAtomic.cpp | 3 +- .../Plugins/Language/CPlusPlus/LibCxxBitset.cpp | 4 +- .../Language/CPlusPlus/LibCxxInitializerList.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxList.cpp | 4 +- .../Plugins/Language/CPlusPlus/LibCxxMap.cpp | 8 +- .../Plugins/Language/CPlusPlus/LibCxxOptional.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxQueue.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxTuple.cpp | 2 +- .../Language/CPlusPlus/LibCxxUnorderedMap.cpp | 4 +- .../Plugins/Language/CPlusPlus/LibCxxVariant.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxVector.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 4 +- .../Plugins/Language/CPlusPlus/LibStdcppTuple.cpp | 2 +- .../Language/CPlusPlus/LibStdcppUniquePointer.cpp | 2 +- .../CPlusPlus/MSVCUndecoratedNameParser.cpp | 2 +- .../Language/ClangCommon/ClangHighlighter.cpp | 2 +- lldb/source/Plugins/Language/ObjC/CF.cpp | 5 +- lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 4 +- lldb/source/Plugins/Language/ObjC/CoreMedia.cpp | 3 +- lldb/source/Plugins/Language/ObjC/NSArray.cpp | 10 +- lldb/source/Plugins/Language/ObjC/NSDictionary.cpp | 14 +- lldb/source/Plugins/Language/ObjC/NSError.cpp | 8 +- lldb/source/Plugins/Language/ObjC/NSException.cpp | 6 +- lldb/source/Plugins/Language/ObjC/NSIndexPath.cpp | 6 +- lldb/source/Plugins/Language/ObjC/NSSet.cpp | 4 +- lldb/source/Plugins/Language/ObjC/NSString.cpp | 7 +- lldb/source/Plugins/Language/ObjC/ObjCLanguage.cpp | 4 +- .../Language/ObjCPlusPlus/ObjCPlusPlusLanguage.cpp | 3 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 4 +- .../ItaniumABI/ItaniumABILanguageRuntime.cpp | 15 +- .../Plugins/LanguageRuntime/Go/CMakeLists.txt | 11 - .../AppleObjCClassDescriptorV2.cpp | 3 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.cpp | 11 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.h | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 40 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.h | 8 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp | 5 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 12 +- .../AppleObjCTrampolineHandler.cpp | 138 +- .../AppleObjCRuntime/AppleObjCTrampolineHandler.h | 7 +- .../AppleObjCTypeEncodingParser.cpp | 39 +- .../AppleObjCRuntime/AppleObjCTypeEncodingParser.h | 16 +- .../AppleThreadPlanStepThroughObjCTrampoline.cpp | 239 +- .../AppleThreadPlanStepThroughObjCTrampoline.h | 72 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.cpp | 10 +- .../LanguageRuntime/ObjC/ObjCLanguageRuntime.h | 4 +- .../RenderScriptExpressionOpts.cpp | 4 +- .../RenderScriptRuntime/RenderScriptRuntime.cpp | 4 +- .../RenderScriptScriptGroup.cpp | 2 +- .../RenderScriptx86ABIFixups.cpp | 2 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 2 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 2 +- .../ObjectContainerUniversalMachO.cpp | 2 +- .../ObjectFile/Breakpad/BreakpadRecords.cpp | 2 +- .../ObjectFile/Breakpad/ObjectFileBreakpad.cpp | 2 +- lldb/source/Plugins/ObjectFile/CMakeLists.txt | 1 + lldb/source/Plugins/ObjectFile/ELF/ELFHeader.cpp | 2 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 4 +- .../Plugins/ObjectFile/JIT/ObjectFileJIT.cpp | 2 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 2 +- .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 7 +- .../Plugins/ObjectFile/PECOFF/WindowsMiniDump.cpp | 2 +- lldb/source/Plugins/ObjectFile/wasm/CMakeLists.txt | 11 + .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 458 + .../Plugins/ObjectFile/wasm/ObjectFileWasm.h | 153 + .../Python/OperatingSystemPython.cpp | 4 +- lldb/source/Plugins/Platform/Android/AdbClient.cpp | 6 +- .../Plugins/Platform/Android/PlatformAndroid.cpp | 4 +- .../Android/PlatformAndroidRemoteGDBServer.cpp | 4 +- .../Plugins/Platform/FreeBSD/PlatformFreeBSD.cpp | 2 +- .../Plugins/Platform/Linux/PlatformLinux.cpp | 2 +- .../Platform/MacOSX/PlatformAppleSimulator.cpp | 2 +- .../Platform/MacOSX/PlatformAppleTVSimulator.cpp | 2 +- .../MacOSX/PlatformAppleWatchSimulator.cpp | 2 +- .../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 4 +- .../Platform/MacOSX/PlatformDarwinKernel.cpp | 3 +- .../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 37 +- .../Platform/MacOSX/PlatformRemoteAppleBridge.cpp | 2 +- .../Platform/MacOSX/PlatformRemoteAppleTV.cpp | 2 +- .../Platform/MacOSX/PlatformRemoteAppleWatch.cpp | 2 +- .../Platform/MacOSX/PlatformRemoteDarwinDevice.cpp | 2 +- .../Plugins/Platform/MacOSX/PlatformRemoteiOS.cpp | 2 +- .../Platform/MacOSX/PlatformiOSSimulator.cpp | 3 +- .../Plugins/Platform/NetBSD/PlatformNetBSD.cpp | 2 +- .../Plugins/Platform/OpenBSD/PlatformOpenBSD.cpp | 2 +- .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 14 +- .../Plugins/Platform/Windows/PlatformWindows.cpp | 2 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 15 +- lldb/source/Plugins/Process/Darwin/CFBundle.cpp | 2 +- lldb/source/Plugins/Process/Darwin/CFString.cpp | 2 +- .../Process/Darwin/DarwinProcessLauncher.cpp | 2 +- .../Plugins/Process/Darwin/MachException.cpp | 2 +- .../Plugins/Process/Darwin/NativeProcessDarwin.cpp | 2 +- .../Plugins/Process/Darwin/NativeThreadDarwin.cpp | 2 +- .../Process/Darwin/NativeThreadListDarwin.cpp | 3 +- .../Plugins/Process/FreeBSD/FreeBSDThread.cpp | 2 +- .../Plugins/Process/FreeBSD/POSIXStopInfo.cpp | 2 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.cpp | 3 +- .../Plugins/Process/FreeBSD/ProcessMonitor.cpp | 2 +- .../RegisterContextPOSIXProcessMonitor_arm.cpp | 2 +- .../RegisterContextPOSIXProcessMonitor_arm64.cpp | 2 +- .../RegisterContextPOSIXProcessMonitor_mips64.cpp | 2 +- .../RegisterContextPOSIXProcessMonitor_powerpc.cpp | 2 +- .../RegisterContextPOSIXProcessMonitor_x86.cpp | 2 +- .../Plugins/Process/Linux/NativeProcessLinux.cpp | 2 +- .../Process/Linux/NativeRegisterContextLinux.cpp | 2 +- .../Linux/NativeRegisterContextLinux_arm.cpp | 2 +- .../Linux/NativeRegisterContextLinux_arm64.cpp | 2 +- .../Linux/NativeRegisterContextLinux_mips64.cpp | 2 +- .../Linux/NativeRegisterContextLinux_ppc64le.cpp | 2 +- .../Linux/NativeRegisterContextLinux_s390x.cpp | 2 +- .../Linux/NativeRegisterContextLinux_x86_64.cpp | 2 +- .../Plugins/Process/Linux/NativeThreadLinux.cpp | 4 +- .../Plugins/Process/Linux/ProcessorTrace.cpp | 2 +- .../Plugins/Process/Linux/SingleStepCheck.cpp | 2 +- .../Process/MacOSX-Kernel/CommunicationKDP.cpp | 2 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.cpp | 2 +- .../Process/MacOSX-Kernel/ProcessKDPLog.cpp | 2 +- .../MacOSX-Kernel/RegisterContextKDP_arm.cpp | 2 +- .../MacOSX-Kernel/RegisterContextKDP_arm64.cpp | 3 +- .../MacOSX-Kernel/RegisterContextKDP_i386.cpp | 2 +- .../MacOSX-Kernel/RegisterContextKDP_x86_64.cpp | 2 +- .../Plugins/Process/MacOSX-Kernel/ThreadKDP.cpp | 2 +- .../Plugins/Process/NetBSD/NativeProcessNetBSD.cpp | 2 +- .../Process/NetBSD/NativeRegisterContextNetBSD.cpp | 2 +- .../NetBSD/NativeRegisterContextNetBSD_x86_64.cpp | 2 +- .../Plugins/Process/NetBSD/NativeThreadNetBSD.cpp | 2 +- lldb/source/Plugins/Process/POSIX/CrashReason.cpp | 2 +- .../Plugins/Process/POSIX/NativeProcessELF.cpp | 2 +- .../Plugins/Process/POSIX/ProcessMessage.cpp | 2 +- .../Plugins/Process/POSIX/ProcessPOSIXLog.cpp | 3 +- lldb/source/Plugins/Process/Utility/AuxVector.cpp | 2 +- .../Process/Utility/DynamicRegisterInfo.cpp | 2 +- .../Plugins/Process/Utility/FreeBSDSignals.cpp | 2 +- .../Plugins/Process/Utility/GDBRemoteSignals.cpp | 2 +- .../Plugins/Process/Utility/HistoryThread.cpp | 2 +- .../Plugins/Process/Utility/HistoryUnwind.cpp | 2 +- .../Plugins/Process/Utility/InferiorCallPOSIX.cpp | 2 +- .../Plugins/Process/Utility/LinuxProcMaps.cpp | 2 +- .../Plugins/Process/Utility/LinuxSignals.cpp | 2 +- .../Plugins/Process/Utility/MipsLinuxSignals.cpp | 3 +- .../Utility/NativeRegisterContextRegisterInfo.cpp | 2 +- .../Plugins/Process/Utility/NetBSDSignals.cpp | 2 +- .../Process/Utility/RegisterContextDarwin_arm.cpp | 2 +- .../Utility/RegisterContextDarwin_arm64.cpp | 3 +- .../Process/Utility/RegisterContextDarwin_i386.cpp | 2 +- .../Utility/RegisterContextDarwin_x86_64.cpp | 2 +- .../Process/Utility/RegisterContextDummy.cpp | 3 +- .../Utility/RegisterContextFreeBSD_i386.cpp | 2 +- .../Utility/RegisterContextFreeBSD_mips64.cpp | 2 +- .../Utility/RegisterContextFreeBSD_powerpc.cpp | 2 +- .../Utility/RegisterContextFreeBSD_x86_64.cpp | 2 +- .../Process/Utility/RegisterContextHistory.cpp | 3 +- .../Process/Utility/RegisterContextLLDB.cpp | 2 +- .../Process/Utility/RegisterContextLinux_i386.cpp | 2 +- .../Process/Utility/RegisterContextLinux_mips.cpp | 2 +- .../Utility/RegisterContextLinux_mips64.cpp | 2 +- .../Process/Utility/RegisterContextLinux_s390x.cpp | 2 +- .../Utility/RegisterContextLinux_x86_64.cpp | 2 +- .../RegisterContextMacOSXFrameBackchain.cpp | 2 +- .../Process/Utility/RegisterContextMach_arm.cpp | 2 +- .../Process/Utility/RegisterContextMach_i386.cpp | 2 +- .../Process/Utility/RegisterContextMach_x86_64.cpp | 2 +- .../Process/Utility/RegisterContextMemory.cpp | 2 +- .../Utility/RegisterContextNetBSD_x86_64.cpp | 2 +- .../Utility/RegisterContextOpenBSD_i386.cpp | 2 +- .../Utility/RegisterContextOpenBSD_x86_64.cpp | 2 +- .../Process/Utility/RegisterContextPOSIX_arm.cpp | 2 +- .../Process/Utility/RegisterContextPOSIX_arm64.cpp | 2 +- .../Utility/RegisterContextPOSIX_mips64.cpp | 2 +- .../Utility/RegisterContextPOSIX_powerpc.cpp | 3 +- .../Utility/RegisterContextPOSIX_ppc64le.cpp | 2 +- .../Process/Utility/RegisterContextPOSIX_s390x.cpp | 2 +- .../Process/Utility/RegisterContextPOSIX_x86.cpp | 2 +- .../Utility/RegisterContextThreadMemory.cpp | 2 +- .../Utility/RegisterContextWindows_i386.cpp | 2 +- .../Utility/RegisterContextWindows_x86_64.cpp | 2 +- .../Process/Utility/RegisterInfoPOSIX_arm.cpp | 2 +- .../Process/Utility/RegisterInfoPOSIX_arm64.cpp | 2 +- .../Process/Utility/RegisterInfoPOSIX_ppc64le.cpp | 2 +- .../Process/Utility/StopInfoMachException.cpp | 63 +- .../Plugins/Process/Utility/ThreadMemory.cpp | 6 +- lldb/source/Plugins/Process/Utility/UnwindLLDB.cpp | 2 +- .../Process/Utility/UnwindMacOSXFrameBackchain.cpp | 2 +- .../Process/Windows/Common/DebuggerThread.cpp | 2 +- .../Process/Windows/Common/LocalDebugDelegate.cpp | 2 +- .../Windows/Common/NativeProcessWindows.cpp | 2 +- .../Common/NativeRegisterContextWindows.cpp | 2 +- .../Common/NativeRegisterContextWindows_WoW64.cpp | 2 +- .../Common/NativeRegisterContextWindows_arm.cpp | 2 +- .../Common/NativeRegisterContextWindows_arm64.cpp | 2 +- .../Common/NativeRegisterContextWindows_i386.cpp | 2 +- .../Common/NativeRegisterContextWindows_x86_64.cpp | 2 +- .../Process/Windows/Common/NativeThreadWindows.cpp | 2 +- .../Process/Windows/Common/ProcessDebugger.cpp | 4 +- .../Process/Windows/Common/ProcessWindows.cpp | 2 +- .../Process/Windows/Common/ProcessWindowsLog.cpp | 2 +- .../Windows/Common/RegisterContextWindows.cpp | 2 +- .../Process/Windows/Common/TargetThreadWindows.cpp | 2 +- .../Common/arm/RegisterContextWindows_arm.cpp | 2 +- .../Common/arm64/RegisterContextWindows_arm64.cpp | 2 +- .../Common/x64/RegisterContextWindows_x64.cpp | 2 +- .../Common/x86/RegisterContextWindows_x86.cpp | 2 +- .../Plugins/Process/elf-core/ProcessElfCore.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_arm.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_arm64.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_mips64.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_powerpc.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_ppc64le.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_s390x.cpp | 2 +- .../elf-core/RegisterContextPOSIXCore_x86_64.cpp | 2 +- .../Plugins/Process/elf-core/RegisterUtilities.cpp | 2 +- .../Plugins/Process/elf-core/ThreadElfCore.cpp | 2 +- .../Process/gdb-remote/GDBRemoteClientBase.cpp | 4 +- .../Process/gdb-remote/GDBRemoteCommunication.cpp | 8 +- .../gdb-remote/GDBRemoteCommunicationClient.cpp | 39 +- .../gdb-remote/GDBRemoteCommunicationHistory.cpp | 2 +- .../GDBRemoteCommunicationReplayServer.cpp | 2 +- .../gdb-remote/GDBRemoteCommunicationServer.cpp | 2 +- .../GDBRemoteCommunicationServerCommon.cpp | 6 +- .../GDBRemoteCommunicationServerLLGS.cpp | 2 +- .../GDBRemoteCommunicationServerPlatform.cpp | 4 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 2 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 49 +- .../Process/gdb-remote/ProcessGDBRemoteLog.cpp | 2 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 2 +- .../Plugins/Process/mach-core/ProcessMachCore.cpp | 3 +- .../Plugins/Process/mach-core/ThreadMachCore.cpp | 2 +- .../Plugins/Process/minidump/MinidumpParser.cpp | 2 +- .../Plugins/Process/minidump/MinidumpTypes.cpp | 2 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 8 +- .../minidump/RegisterContextMinidump_ARM.cpp | 2 +- .../minidump/RegisterContextMinidump_ARM64.cpp | 2 +- .../minidump/RegisterContextMinidump_x86_32.cpp | 2 +- .../minidump/RegisterContextMinidump_x86_64.cpp | 2 +- .../Plugins/Process/minidump/ThreadMinidump.cpp | 2 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 4 +- .../None/ScriptInterpreterNone.cpp | 2 +- .../ScriptInterpreter/Python/PythonDataObjects.cpp | 4 +- .../ScriptInterpreter/Python/PythonDataObjects.h | 2 +- .../Python/ScriptInterpreterPython.cpp | 8 +- .../DarwinLog/StructuredDataDarwinLog.cpp | 8 +- .../SymbolFile/Breakpad/SymbolFileBreakpad.cpp | 17 +- .../Plugins/SymbolFile/DWARF/AppleDWARFIndex.cpp | 2 +- lldb/source/Plugins/SymbolFile/DWARF/DIERef.cpp | 2 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 90 +- .../Plugins/SymbolFile/DWARF/DWARFASTParserClang.h | 10 +- .../DWARF/DWARFAbbreviationDeclaration.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFAttribute.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFBaseDIE.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFCompileUnit.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFContext.cpp | 27 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFDIE.cpp | 73 +- .../SymbolFile/DWARF/DWARFDataExtractor.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDebugAbbrev.cpp | 2 +- .../SymbolFile/DWARF/DWARFDebugArangeSet.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDebugAranges.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfo.cpp | 4 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 205 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfoEntry.h | 4 - .../Plugins/SymbolFile/DWARF/DWARFDebugMacro.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDebugRanges.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDeclContext.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFDefines.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFFormValue.cpp | 2 +- .../source/Plugins/SymbolFile/DWARF/DWARFIndex.cpp | 2 +- .../Plugins/SymbolFile/DWARF/DWARFTypeUnit.cpp | 2 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 26 +- .../SymbolFile/DWARF/DebugNamesDWARFIndex.cpp | 7 +- .../Plugins/SymbolFile/DWARF/HashedNameToDIE.cpp | 2 +- .../Plugins/SymbolFile/DWARF/LogChannelDWARF.cpp | 2 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 2 +- lldb/source/Plugins/SymbolFile/DWARF/NameToDIE.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 158 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 21 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 5 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFDwoDwp.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFDwp.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFProperties.td | 4 - .../SymbolFile/DWARF/UniqueDWARFASTType.cpp | 2 +- .../NativePDB/CodeViewRegisterMapping.cpp | 2 +- .../SymbolFile/NativePDB/CompileUnitIndex.cpp | 4 +- .../NativePDB/DWARFLocationExpression.cpp | 2 +- .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 28 +- .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 6 +- .../NativePDB/PdbFPOProgramToDWARFExpression.cpp | 2 +- .../Plugins/SymbolFile/NativePDB/PdbIndex.cpp | 2 +- .../Plugins/SymbolFile/NativePDB/PdbSymUid.cpp | 2 +- .../Plugins/SymbolFile/NativePDB/PdbUtil.cpp | 2 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 14 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 12 +- .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 78 +- lldb/source/Plugins/SymbolFile/PDB/PDBASTParser.h | 6 +- .../PDB/PDBLocationToDWARFExpression.cpp | 2 +- .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 44 +- .../Plugins/SymbolFile/Symtab/SymbolFileSymtab.cpp | 2 +- lldb/source/Plugins/SymbolVendor/CMakeLists.txt | 1 + .../Plugins/SymbolVendor/ELF/SymbolVendorELF.cpp | 2 +- .../SymbolVendor/MacOSX/SymbolVendorMacOSX.cpp | 10 +- .../Plugins/SymbolVendor/wasm/CMakeLists.txt | 9 + .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 145 + .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.h | 44 + .../MacOSX/AppleGetItemInfoHandler.cpp | 7 +- .../MacOSX/AppleGetPendingItemsHandler.cpp | 11 +- .../SystemRuntime/MacOSX/AppleGetQueuesHandler.cpp | 10 +- .../MacOSX/AppleGetThreadItemInfoHandler.cpp | 11 +- .../SystemRuntime/MacOSX/SystemRuntimeMacOSX.cpp | 20 +- .../InstEmulation/UnwindAssemblyInstEmulation.cpp | 2 +- .../UnwindAssembly/x86/UnwindAssembly-x86.cpp | 2 +- .../x86/x86AssemblyInspectionEngine.cpp | 2 +- lldb/source/Symbol/ArmUnwindInfo.cpp | 2 +- lldb/source/Symbol/Block.cpp | 2 +- lldb/source/Symbol/CMakeLists.txt | 2 +- lldb/source/Symbol/ClangASTContext.cpp | 9298 ------------------- lldb/source/Symbol/ClangASTImporter.cpp | 114 +- lldb/source/Symbol/ClangASTMetadata.cpp | 2 +- .../Symbol/ClangExternalASTSourceCallbacks.cpp | 4 +- lldb/source/Symbol/ClangUtil.cpp | 6 +- lldb/source/Symbol/CompactUnwindInfo.cpp | 2 +- lldb/source/Symbol/CompileUnit.cpp | 2 +- lldb/source/Symbol/CompilerDecl.cpp | 2 +- lldb/source/Symbol/CompilerDeclContext.cpp | 2 +- lldb/source/Symbol/CompilerType.cpp | 2 +- lldb/source/Symbol/CxxModuleHandler.cpp | 6 +- lldb/source/Symbol/DWARFCallFrameInfo.cpp | 2 +- lldb/source/Symbol/DebugMacros.cpp | 2 +- lldb/source/Symbol/DeclVendor.cpp | 2 +- lldb/source/Symbol/Declaration.cpp | 2 +- lldb/source/Symbol/FuncUnwinders.cpp | 2 +- lldb/source/Symbol/Function.cpp | 23 +- lldb/source/Symbol/LineEntry.cpp | 2 +- lldb/source/Symbol/LineTable.cpp | 26 +- lldb/source/Symbol/LocateSymbolFile.cpp | 2 +- lldb/source/Symbol/LocateSymbolFileMacOSX.cpp | 2 +- lldb/source/Symbol/ObjectFile.cpp | 2 +- lldb/source/Symbol/PostfixExpression.cpp | 2 +- lldb/source/Symbol/Symbol.cpp | 2 +- lldb/source/Symbol/SymbolContext.cpp | 2 +- lldb/source/Symbol/SymbolFile.cpp | 2 +- lldb/source/Symbol/SymbolVendor.cpp | 2 +- lldb/source/Symbol/Symtab.cpp | 2 +- lldb/source/Symbol/Type.cpp | 4 +- lldb/source/Symbol/TypeList.cpp | 5 +- lldb/source/Symbol/TypeMap.cpp | 5 +- lldb/source/Symbol/TypeSystem.cpp | 2 +- lldb/source/Symbol/TypeSystemClang.cpp | 9318 ++++++++++++++++++++ lldb/source/Symbol/UnwindPlan.cpp | 2 +- lldb/source/Symbol/UnwindTable.cpp | 2 +- lldb/source/Symbol/Variable.cpp | 6 +- lldb/source/Symbol/VariableList.cpp | 2 +- lldb/source/Target/ABI.cpp | 2 +- lldb/source/Target/CMakeLists.txt | 4 +- lldb/source/Target/ExecutionContext.cpp | 2 +- lldb/source/Target/InstrumentationRuntime.cpp | 2 +- .../Target/InstrumentationRuntimeStopInfo.cpp | 2 +- lldb/source/Target/JITLoader.cpp | 2 +- lldb/source/Target/JITLoaderList.cpp | 2 +- lldb/source/Target/Language.cpp | 3 +- lldb/source/Target/LanguageRuntime.cpp | 2 +- lldb/source/Target/Memory.cpp | 2 +- lldb/source/Target/MemoryHistory.cpp | 2 +- lldb/source/Target/MemoryRegionInfo.cpp | 2 +- lldb/source/Target/ModuleCache.cpp | 2 +- lldb/source/Target/OperatingSystem.cpp | 2 +- lldb/source/Target/PathMappingList.cpp | 2 +- lldb/source/Target/Platform.cpp | 10 +- lldb/source/Target/Process.cpp | 7 +- lldb/source/Target/Queue.cpp | 2 +- lldb/source/Target/QueueItem.cpp | 2 +- lldb/source/Target/QueueList.cpp | 2 +- lldb/source/Target/RegisterContext.cpp | 2 +- lldb/source/Target/RegisterNumber.cpp | 2 +- lldb/source/Target/RemoteAwarePlatform.cpp | 2 +- lldb/source/Target/SectionLoadHistory.cpp | 2 +- lldb/source/Target/SectionLoadList.cpp | 2 +- lldb/source/Target/StackFrame.cpp | 2 +- lldb/source/Target/StackFrameList.cpp | 2 +- lldb/source/Target/StackFrameRecognizer.cpp | 7 +- lldb/source/Target/StackID.cpp | 2 +- lldb/source/Target/StopInfo.cpp | 12 +- lldb/source/Target/StructuredDataPlugin.cpp | 2 +- lldb/source/Target/SystemRuntime.cpp | 2 +- lldb/source/Target/Target.cpp | 36 +- lldb/source/Target/TargetList.cpp | 2 +- lldb/source/Target/TargetProperties.td | 3 + lldb/source/Target/Thread.cpp | 4 +- lldb/source/Target/ThreadCollection.cpp | 2 +- lldb/source/Target/ThreadList.cpp | 2 +- lldb/source/Target/ThreadPlan.cpp | 2 +- lldb/source/Target/ThreadPlanBase.cpp | 2 +- lldb/source/Target/ThreadPlanCallFunction.cpp | 2 +- .../Target/ThreadPlanCallFunctionUsingABI.cpp | 2 +- .../source/Target/ThreadPlanCallOnFunctionExit.cpp | 2 +- .../source/Target/ThreadPlanCallUserExpression.cpp | 2 +- lldb/source/Target/ThreadPlanPython.cpp | 2 +- lldb/source/Target/ThreadPlanRunToAddress.cpp | 2 +- lldb/source/Target/ThreadPlanShouldStopHere.cpp | 2 +- lldb/source/Target/ThreadPlanStepInRange.cpp | 2 +- lldb/source/Target/ThreadPlanStepInstruction.cpp | 2 +- lldb/source/Target/ThreadPlanStepOut.cpp | 3 +- .../source/Target/ThreadPlanStepOverBreakpoint.cpp | 2 +- lldb/source/Target/ThreadPlanStepOverRange.cpp | 2 +- lldb/source/Target/ThreadPlanStepRange.cpp | 2 +- lldb/source/Target/ThreadPlanStepThrough.cpp | 2 +- lldb/source/Target/ThreadPlanStepUntil.cpp | 2 +- lldb/source/Target/ThreadPlanTracer.cpp | 2 +- lldb/source/Target/ThreadSpec.cpp | 2 +- lldb/source/Target/UnixSignals.cpp | 2 +- lldb/source/Target/UnwindAssembly.cpp | 2 +- lldb/source/Utility/ArchSpec.cpp | 11 +- lldb/source/Utility/Args.cpp | 8 +- lldb/source/Utility/Baton.cpp | 2 +- lldb/source/Utility/Broadcaster.cpp | 2 +- lldb/source/Utility/CompletionRequest.cpp | 2 +- lldb/source/Utility/Connection.cpp | 2 +- lldb/source/Utility/ConstString.cpp | 2 +- lldb/source/Utility/DataBufferHeap.cpp | 2 +- lldb/source/Utility/DataBufferLLVM.cpp | 2 +- lldb/source/Utility/DataEncoder.cpp | 2 +- lldb/source/Utility/DataExtractor.cpp | 2 +- lldb/source/Utility/Environment.cpp | 2 +- lldb/source/Utility/Event.cpp | 2 +- lldb/source/Utility/FileSpec.cpp | 2 +- lldb/source/Utility/IOObject.cpp | 2 +- lldb/source/Utility/LLDBAssert.cpp | 2 +- lldb/source/Utility/Listener.cpp | 2 +- lldb/source/Utility/Log.cpp | 4 +- lldb/source/Utility/Logging.cpp | 2 +- lldb/source/Utility/NameMatches.cpp | 2 +- lldb/source/Utility/ProcessInfo.cpp | 4 +- lldb/source/Utility/RegisterValue.cpp | 4 +- lldb/source/Utility/RegularExpression.cpp | 4 +- lldb/source/Utility/Reproducer.cpp | 35 +- lldb/source/Utility/ReproducerInstrumentation.cpp | 23 +- lldb/source/Utility/Scalar.cpp | 2 +- lldb/source/Utility/SelectHelper.cpp | 2 +- lldb/source/Utility/SharingPtr.cpp | 2 +- lldb/source/Utility/State.cpp | 2 +- lldb/source/Utility/Status.cpp | 7 +- lldb/source/Utility/Stream.cpp | 2 +- lldb/source/Utility/StreamCallback.cpp | 2 +- lldb/source/Utility/StreamString.cpp | 2 +- lldb/source/Utility/StringExtractor.cpp | 2 +- lldb/source/Utility/StringExtractorGDBRemote.cpp | 2 +- lldb/source/Utility/StringLexer.cpp | 2 +- lldb/source/Utility/StringList.cpp | 4 +- lldb/source/Utility/StructuredData.cpp | 2 +- lldb/source/Utility/TildeExpressionResolver.cpp | 2 +- lldb/source/Utility/Timer.cpp | 2 +- lldb/source/Utility/UUID.cpp | 2 +- lldb/source/Utility/UriParser.cpp | 2 +- lldb/source/Utility/UserID.cpp | 2 +- lldb/source/Utility/UserIDResolver.cpp | 2 +- lldb/source/Utility/VASprintf.cpp | 2 +- lldb/source/Utility/VMRange.cpp | 2 +- lldb/source/lldb.cpp | 2 +- lldb/test/API/CMakeLists.txt | 20 + lldb/test/API/lit.site.cfg.py.in | 4 +- lldb/test/API/lldbtest.py | 31 +- lldb/test/CMakeLists.txt | 4 + lldb/test/Shell/CMakeLists.txt | 23 + .../Shell/Commands/command-breakpoint-col.test | 10 + lldb/test/Shell/Driver/LocalLLDBInit.test | 2 + lldb/test/Shell/Driver/TestCore.test | 2 + lldb/test/Shell/Driver/TestFile.test | 2 + lldb/test/Shell/Driver/TestRepl.test | 2 + lldb/test/Shell/Minidump/no-process-id.yaml | 38 + .../ObjectFile/ELF/PT_LOAD-overlap-PT_TLS.yaml | 2 +- .../ObjectFile/ELF/PT_TLS-overlap-PT_LOAD.yaml | 2 +- .../ELF/minidebuginfo-set-and-hit-breakpoint.test | 10 +- lldb/test/Shell/ObjectFile/wasm/basic.yaml | 30 + .../ObjectFile/wasm/embedded-debug-sections.yaml | 67 + .../ObjectFile/wasm/stripped-debug-sections.yaml | 54 + .../ObjectFile/wasm/unified-debug-sections.yaml | 88 + lldb/test/Shell/Process/TestEnvironment.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode-30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCode30.test | 1 + lldb/test/Shell/Quit/TestQuitExitCodeHexA.test | 1 + lldb/test/Shell/Register/x86-64-write.test | 2 +- lldb/test/Shell/Reproducer/TestDriverOptions.test | 11 +- lldb/test/Shell/Reproducer/lit.local.cfg | 4 + .../test/Shell/ScriptInterpreter/Lua/bindings.test | 2 + .../Lua/convenience_variables.test | 1 + .../test/Shell/ScriptInterpreter/Lua/lit.local.cfg | 2 + .../Shell/ScriptInterpreter/Python/crashlog.test | 1 + .../Shell/ScriptInterpreter/Python/lit.local.cfg | 2 + .../Python/scripted_breakpoint.test | 1 + .../test/Shell/SymbolFile/DWARF/compilercontext.ll | 6 +- .../SymbolFile/DWARF/debug-names-compressed.cpp | 7 +- .../SymbolFile/DWARF/debug_aranges-empty-section.s | 2 +- .../SymbolFile/DWARF/dwarf5-index-is-used.cpp | 2 +- .../SymbolFile/DWARF/dwarf5-partial-index.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-function.cpp | 27 +- .../SymbolFile/DWARF/find-basic-namespace.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-type.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-basic-variable.cpp | 7 +- .../Shell/SymbolFile/DWARF/find-function-regex.cpp | 7 +- lldb/test/Shell/SymbolFile/DWARF/find-method.cpp | 10 +- .../Shell/SymbolFile/DWARF/find-variable-dwo.cpp | 11 +- .../Shell/SymbolFile/DWARF/find-variable-file.cpp | 11 +- lldb/test/Shell/helper/toolchain.py | 36 +- lldb/test/Shell/lit.cfg.py | 12 +- lldb/tools/darwin-debug/CMakeLists.txt | 8 + lldb/tools/debugserver/source/CMakeLists.txt | 13 +- lldb/tools/debugserver/source/DNBArch.h | 9 +- lldb/tools/debugserver/source/DNBDefs.h | 6 +- .../tools/debugserver/source/MacOSX/CMakeLists.txt | 5 - .../tools/debugserver/source/MacOSX/MachProcess.mm | 4 + lldb/tools/debugserver/source/MacOSX/MachTask.h | 7 + lldb/tools/debugserver/source/MacOSX/MachTask.mm | 26 +- .../tools/debugserver/source/MacOSX/MachThread.cpp | 18 +- lldb/tools/debugserver/source/MacOSX/MachThread.h | 6 +- .../debugserver/source/MacOSX/MachThreadList.cpp | 119 +- .../debugserver/source/MacOSX/MachThreadList.h | 10 + .../debugserver/source/MacOSX/arm/DNBArchImpl.cpp | 6 +- .../debugserver/source/MacOSX/arm/DNBArchImpl.h | 6 +- .../source/MacOSX/i386/DNBArchImplI386.cpp | 150 + .../source/MacOSX/i386/DNBArchImplI386.h | 8 + .../debugserver/source/MacOSX/ppc/DNBArchImpl.cpp | 487 - .../debugserver/source/MacOSX/ppc/DNBArchImpl.h | 159 - .../source/MacOSX/x86_64/DNBArchImplX86_64.cpp | 153 + .../source/MacOSX/x86_64/DNBArchImplX86_64.h | 9 + lldb/tools/debugserver/source/RNBDefs.h | 8 - lldb/tools/debugserver/source/RNBRemote.cpp | 10 +- lldb/tools/debugserver/source/RNBServices.cpp | 5 +- lldb/tools/driver/Driver.cpp | 8 + lldb/tools/driver/Options.td | 2 + lldb/tools/lldb-mi/lldb-mi.exports | 0 lldb/tools/lldb-server/Acceptor.cpp | 2 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 111 +- lldb/tools/lldb-test/lldb-test.cpp | 14 +- lldb/tools/lldb-vscode/BreakpointBase.cpp | 6 +- lldb/tools/lldb-vscode/FunctionBreakpoint.cpp | 2 +- lldb/tools/lldb-vscode/lldb-vscode.cpp | 12 +- lldb/unittests/Breakpoint/BreakpointIDTest.cpp | 2 +- lldb/unittests/Core/MangledTest.cpp | 2 +- lldb/unittests/Core/RichManglingContextTest.cpp | 2 +- lldb/unittests/Core/StreamCallbackTest.cpp | 2 +- lldb/unittests/Core/UniqueCStringMapTest.cpp | 2 +- .../unittests/DataFormatter/FormatManagerTests.cpp | 2 +- .../Disassembler/TestArm64Disassembly.cpp | 5 +- .../Disassembler/TestArmv7Disassembly.cpp | 5 +- lldb/unittests/Editline/EditlineTest.cpp | 2 +- .../Expression/ClangExpressionDeclMapTest.cpp | 6 +- lldb/unittests/Expression/ClangParserTest.cpp | 2 +- .../Expression/CppModuleConfigurationTest.cpp | 4 +- lldb/unittests/Expression/DWARFExpressionTest.cpp | 2 +- .../unittests/Expression/DiagnosticManagerTest.cpp | 2 +- .../Host/ConnectionFileDescriptorTest.cpp | 2 +- lldb/unittests/Host/FileActionTest.cpp | 2 +- lldb/unittests/Host/FileSystemTest.cpp | 12 +- lldb/unittests/Host/FileTest.cpp | 2 +- lldb/unittests/Host/HostInfoTest.cpp | 2 +- lldb/unittests/Host/HostTest.cpp | 2 +- lldb/unittests/Host/MainLoopTest.cpp | 2 +- lldb/unittests/Host/NativeProcessProtocolTest.cpp | 2 +- lldb/unittests/Host/ProcessLaunchInfoTest.cpp | 2 +- lldb/unittests/Host/SocketAddressTest.cpp | 2 +- lldb/unittests/Host/SocketTest.cpp | 2 +- lldb/unittests/Host/SocketTestUtilities.cpp | 2 +- lldb/unittests/Host/linux/HostTest.cpp | 2 +- lldb/unittests/Host/linux/SupportTest.cpp | 2 +- lldb/unittests/Interpreter/TestCompletion.cpp | 4 +- lldb/unittests/Interpreter/TestOptionArgParser.cpp | 2 +- .../Language/CPlusPlus/CPlusPlusLanguageTest.cpp | 4 +- .../Language/Highlighting/HighlighterTest.cpp | 2 +- .../ObjectFile/Breakpad/BreakpadRecordsTest.cpp | 2 +- .../unittests/ObjectFile/ELF/TestObjectFileELF.cpp | 2 +- .../ObjectFile/PECOFF/TestPECallFrameInfo.cpp | 36 +- lldb/unittests/Platform/PlatformDarwinTest.cpp | 2 +- .../unittests/Process/Linux/ProcessorTraceTest.cpp | 2 +- .../Process/POSIX/NativeProcessELFTest.cpp | 2 +- .../Process/gdb-remote/GDBRemoteClientBaseTest.cpp | 4 +- .../GDBRemoteCommunicationClientTest.cpp | 6 +- .../GDBRemoteCommunicationServerTest.cpp | 2 +- .../gdb-remote/GDBRemoteCommunicationTest.cpp | 2 +- .../Process/gdb-remote/GDBRemoteTestUtils.cpp | 2 +- .../Process/minidump/MinidumpParserTest.cpp | 2 +- .../minidump/RegisterContextMinidumpTest.cpp | 2 +- .../Python/PythonDataObjectsTests.cpp | 2 +- .../ScriptInterpreter/Python/PythonTestSuite.cpp | 2 +- lldb/unittests/Signals/UnixSignalsTest.cpp | 2 +- lldb/unittests/Symbol/CMakeLists.txt | 2 +- lldb/unittests/Symbol/LocateSymbolFileTest.cpp | 2 +- lldb/unittests/Symbol/PostfixExpressionTest.cpp | 19 +- lldb/unittests/Symbol/TestClangASTContext.cpp | 525 -- lldb/unittests/Symbol/TestClangASTImporter.cpp | 47 +- lldb/unittests/Symbol/TestDWARFCallFrameInfo.cpp | 2 +- lldb/unittests/Symbol/TestLineEntry.cpp | 6 +- lldb/unittests/Symbol/TestType.cpp | 2 +- lldb/unittests/Symbol/TestTypeSystemClang.cpp | 622 ++ .../SymbolFile/DWARF/DWARFASTParserClangTests.cpp | 6 +- .../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 6 +- .../PdbFPOProgramToDWARFExpressionTests.cpp | 2 +- .../SymbolFile/PDB/Inputs/test-pdb-types.cpp | 158 +- .../SymbolFile/PDB/SymbolFilePDBTests.cpp | 26 +- lldb/unittests/Target/ExecutionContextTest.cpp | 2 +- lldb/unittests/Target/MemoryRegionInfoTest.cpp | 2 +- lldb/unittests/Target/PathMappingListTest.cpp | 2 +- .../TestingSupport/MockTildeExpressionResolver.cpp | 2 +- .../TestingSupport/Symbol/ClangTestUtils.h | 21 +- lldb/unittests/TestingSupport/TestUtilities.cpp | 4 +- lldb/unittests/TestingSupport/TestUtilities.h | 3 +- .../ARM64/TestArm64InstEmulation.cpp | 5 +- .../PPC64/TestPPC64InstEmulation.cpp | 4 +- .../x86/Testx86AssemblyInspectionEngine.cpp | 3 +- lldb/unittests/Utility/AnsiTerminalTest.cpp | 2 +- lldb/unittests/Utility/ArchSpecTest.cpp | 2 +- lldb/unittests/Utility/ArgsTest.cpp | 2 +- lldb/unittests/Utility/BroadcasterTest.cpp | 2 +- lldb/unittests/Utility/CompletionRequestTest.cpp | 14 +- lldb/unittests/Utility/ConstStringTest.cpp | 2 +- lldb/unittests/Utility/DataExtractorTest.cpp | 2 +- lldb/unittests/Utility/EnvironmentTest.cpp | 2 +- lldb/unittests/Utility/EventTest.cpp | 4 +- lldb/unittests/Utility/FileSpecTest.cpp | 2 +- lldb/unittests/Utility/FlagsTest.cpp | 2 +- lldb/unittests/Utility/ListenerTest.cpp | 2 +- lldb/unittests/Utility/LogTest.cpp | 2 +- lldb/unittests/Utility/NameMatchesTest.cpp | 2 +- lldb/unittests/Utility/OptionsWithRawTest.cpp | 2 +- lldb/unittests/Utility/PredicateTest.cpp | 2 +- lldb/unittests/Utility/ProcessInfoTest.cpp | 2 +- lldb/unittests/Utility/ProcessInstanceInfoTest.cpp | 2 +- lldb/unittests/Utility/RangeMapTest.cpp | 2 +- lldb/unittests/Utility/RangeTest.cpp | 2 +- lldb/unittests/Utility/RegisterValueTest.cpp | 2 +- .../Utility/ReproducerInstrumentationTest.cpp | 53 +- lldb/unittests/Utility/ReproducerTest.cpp | 2 +- lldb/unittests/Utility/ScalarTest.cpp | 4 +- lldb/unittests/Utility/StateTest.cpp | 2 +- lldb/unittests/Utility/StatusTest.cpp | 2 +- lldb/unittests/Utility/StreamTeeTest.cpp | 2 +- lldb/unittests/Utility/StreamTest.cpp | 2 +- lldb/unittests/Utility/StringLexerTest.cpp | 2 +- lldb/unittests/Utility/StringListTest.cpp | 2 +- lldb/unittests/Utility/StructuredDataTest.cpp | 2 +- lldb/unittests/Utility/SubsystemRAIITest.cpp | 2 +- lldb/unittests/Utility/TimeoutTest.cpp | 2 +- lldb/unittests/Utility/TimerTest.cpp | 2 +- lldb/unittests/Utility/UUIDTest.cpp | 2 +- lldb/unittests/Utility/UserIDResolverTest.cpp | 2 +- lldb/unittests/Utility/VASprintfTest.cpp | 2 +- lldb/unittests/Utility/VMRangeTest.cpp | 2 +- lldb/unittests/debugserver/JSONTest.cpp | 2 +- lldb/unittests/debugserver/RNBSocketTest.cpp | 2 +- .../debugserver/debugserver_LogCallback.cpp | 2 +- .../lldb-server/inferior/environment_check.cpp | 2 +- .../tools/lldb-server/inferior/thread_inferior.cpp | 2 +- .../unittests/tools/lldb-server/tests/LLGSTest.cpp | 2 +- .../tools/lldb-server/tests/MessageObjects.cpp | 5 +- .../unittests/tools/lldb-server/tests/TestBase.cpp | 4 +- lldb/unittests/tools/lldb-server/tests/TestBase.h | 2 +- .../tools/lldb-server/tests/TestClient.cpp | 2 +- .../lldb-server/tests/ThreadIdsInJstopinfoTest.cpp | 2 +- lldb/utils/CMakeLists.txt | 3 + lldb/utils/TableGen/LLDBOptionDefEmitter.cpp | 8 +- lldb/utils/lldb-dotest/CMakeLists.txt | 24 + lldb/utils/lldb-repro/CMakeLists.txt | 4 + lldb/utils/lldb-repro/lldb-repro.py | 67 + llvm/.gitignore | 31 +- llvm/CMakeLists.txt | 17 +- llvm/bindings/go/llvm/dibuilder.go | 4 + llvm/cmake/config-ix.cmake | 35 +- llvm/cmake/modules/AddLLVM.cmake | 172 +- llvm/cmake/modules/CMakeLists.txt | 1 - llvm/cmake/modules/CheckCompilerVersion.cmake | 14 - llvm/cmake/modules/HandleLLVMOptions.cmake | 8 +- llvm/cmake/modules/LLVM-Config.cmake | 7 - llvm/cmake/modules/LLVMExternalProjectUtils.cmake | 6 +- llvm/cmake/modules/TableGen.cmake | 8 + llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst | 4 +- llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst | 4 +- llvm/docs/Atomics.rst | 2 +- llvm/docs/BigEndianNEON.rst | 2 +- llvm/docs/BlockFrequencyTerminology.rst | 2 +- llvm/docs/Bugpoint.rst | 2 +- llvm/docs/BuildingADistribution.rst | 1 - llvm/docs/CMakePrimer.rst | 2 +- llvm/docs/CodeGenerator.rst | 4 +- llvm/docs/CodingStandards.rst | 4 +- llvm/docs/CommandGuide/FileCheck.rst | 71 +- llvm/docs/CommandGuide/lit.rst | 2 +- llvm/docs/CommandGuide/llvm-locstats.rst | 18 + llvm/docs/CommandGuide/llvm-objcopy.rst | 67 +- llvm/docs/CommandGuide/llvm-symbolizer.rst | 7 + llvm/docs/CommandGuide/locstats-compare.png | Bin 0 -> 58210 bytes llvm/docs/CommandGuide/tblgen.rst | 2 +- llvm/docs/CompileCudaWithLLVM.rst | 4 +- llvm/docs/CoverageMappingFormat.rst | 2 +- llvm/docs/DependenceGraphs/index.rst | 2 +- llvm/docs/DeveloperPolicy.rst | 8 +- llvm/docs/ExceptionHandling.rst | 14 +- llvm/docs/Extensions.rst | 2 +- llvm/docs/Frontend/PerformanceTips.rst | 2 +- llvm/docs/FuzzingLLVM.rst | 2 +- llvm/docs/GettingStarted.rst | 2 +- llvm/docs/GlobalISel/GenericOpcode.rst | 2 +- llvm/docs/GwpAsan.rst | 2 +- llvm/docs/HowToBuildOnARM.rst | 4 +- llvm/docs/HowToCrossCompileBuiltinsOnArm.rst | 2 +- llvm/docs/LangRef.rst | 273 +- llvm/docs/LibFuzzer.rst | 4 +- llvm/docs/MarkedUpDisassembly.rst | 2 +- llvm/docs/MemTagSanitizer.rst | 2 +- llvm/docs/ORCv2.rst | 244 +- llvm/docs/ProgrammersManual.rst | 8 +- llvm/docs/Proposals/GitHubMove.rst | 14 +- llvm/docs/Proposals/TestSuite.rst | 4 +- llvm/docs/Proposals/VariableNames.rst | 2 +- llvm/docs/ReleaseNotes.rst | 366 +- llvm/docs/ReleaseProcess.rst | 2 +- llvm/docs/ReportingGuide.rst | 4 +- llvm/docs/SourceLevelDebugging.rst | 6 +- llvm/docs/TableGen/LangRef.rst | 2 +- llvm/docs/TestingGuide.rst | 2 +- llvm/docs/TransformMetadata.rst | 2 +- llvm/docs/WritingAnLLVMBackend.rst | 34 +- llvm/docs/XRayFDRFormat.rst | 2 +- llvm/docs/YamlIO.rst | 4 +- llvm/docs/index.rst | 5 + llvm/docs/tutorial/BuildingAJIT1.rst | 6 +- llvm/docs/tutorial/BuildingAJIT2.rst | 2 +- llvm/docs/tutorial/OCamlLangImpl3.rst | 4 +- .../Kaleidoscope/BuildingAJIT/Chapter1/toy.cpp | 4 +- .../Kaleidoscope/BuildingAJIT/Chapter2/toy.cpp | 4 +- .../BuildingAJIT/Chapter3/KaleidoscopeJIT.h | 8 +- .../Kaleidoscope/BuildingAJIT/Chapter3/toy.cpp | 4 +- .../BuildingAJIT/Chapter4/KaleidoscopeJIT.h | 8 +- .../Kaleidoscope/BuildingAJIT/Chapter4/toy.cpp | 4 +- .../BuildingAJIT/Chapter5/KaleidoscopeJIT.h | 4 +- .../Kaleidoscope/BuildingAJIT/Chapter5/toy.cpp | 4 +- llvm/examples/Kaleidoscope/Chapter3/toy.cpp | 2 +- llvm/examples/Kaleidoscope/Chapter4/toy.cpp | 2 +- llvm/examples/Kaleidoscope/Chapter5/toy.cpp | 2 +- llvm/examples/Kaleidoscope/Chapter6/toy.cpp | 2 +- llvm/examples/Kaleidoscope/Chapter7/toy.cpp | 4 +- llvm/examples/Kaleidoscope/Chapter8/toy.cpp | 4 +- llvm/examples/Kaleidoscope/Chapter9/toy.cpp | 7 +- .../Kaleidoscope/include/KaleidoscopeJIT.h | 4 +- llvm/examples/LLJITExamples/CMakeLists.txt | 2 + .../LLJITExamples/LLJITDumpObjects/CMakeLists.txt | 1 + .../LLJITDumpObjects/LLJITDumpObjects.cpp | 2 +- .../LLJITWithCustomObjectLinkingLayer.cpp | 2 +- .../LLJITWithLazyReexports/CMakeLists.txt | 12 + .../LLJITWithLazyReexports.cpp | 163 + .../LLJITWithObjectCache/LLJITWithObjectCache.cpp | 2 +- .../CMakeLists.txt | 12 + .../LLJITWithObjectLinkingLayerPlugin.cpp | 156 + llvm/include/llvm-c/DebugInfo.h | 9 +- llvm/include/llvm/ADT/IntervalMap.h | 2 +- llvm/include/llvm/ADT/Optional.h | 2 +- llvm/include/llvm/ADT/PointerEmbeddedInt.h | 2 +- llvm/include/llvm/ADT/PointerIntPair.h | 5 +- llvm/include/llvm/ADT/ScopedHashTable.h | 2 +- llvm/include/llvm/ADT/SmallString.h | 4 + llvm/include/llvm/ADT/SparseSet.h | 2 +- llvm/include/llvm/ADT/StringMap.h | 3 +- llvm/include/llvm/ADT/StringRef.h | 20 +- llvm/include/llvm/ADT/StringSet.h | 2 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 50 +- .../include/llvm/Analysis/BlockFrequencyInfoImpl.h | 2 +- llvm/include/llvm/Analysis/BranchProbabilityInfo.h | 3 + llvm/include/llvm/Analysis/CallGraph.h | 3 + llvm/include/llvm/Analysis/GlobalsModRef.h | 3 + llvm/include/llvm/Analysis/InlineCost.h | 43 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 3 + .../llvm/Analysis/LegacyDivergenceAnalysis.h | 3 +- llvm/include/llvm/Analysis/LoopPass.h | 39 - .../llvm/Analysis/MemoryDependenceAnalysis.h | 12 - llvm/include/llvm/Analysis/MemoryLocation.h | 7 + llvm/include/llvm/Analysis/RegionInfoImpl.h | 4 +- .../llvm/Analysis/ScalarEvolutionExpressions.h | 2 +- llvm/include/llvm/Analysis/TargetLibraryInfo.h | 8 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 6 + .../llvm/Analysis/TargetTransformInfoImpl.h | 2 + llvm/include/llvm/Analysis/ValueLattice.h | 162 +- llvm/include/llvm/Analysis/VectorUtils.h | 94 +- llvm/include/llvm/BinaryFormat/Dwarf.h | 24 +- llvm/include/llvm/BinaryFormat/ELF.h | 21 +- llvm/include/llvm/BinaryFormat/MachO.h | 2 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 10 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 11 + llvm/include/llvm/CodeGen/CommandFlags.inc | 37 +- llvm/include/llvm/CodeGen/DIE.h | 6 + llvm/include/llvm/CodeGen/DebugHandlerBase.h | 4 - .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 4 + .../llvm/CodeGen/GlobalISel/GISelKnownBits.h | 5 +- .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 7 + .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 15 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 27 +- .../llvm/CodeGen/GlobalISel/LegalizerInfo.h | 4 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 56 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 7 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 5 + llvm/include/llvm/CodeGen/MBFIWrapper.h | 46 + llvm/include/llvm/CodeGen/MachineInstr.h | 6 +- llvm/include/llvm/CodeGen/MachineModuleInfo.h | 7 - llvm/include/llvm/CodeGen/ReachingDefAnalysis.h | 80 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +- llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 2 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 28 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 48 +- llvm/include/llvm/CodeGen/TargetLowering.h | 25 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 + llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- llvm/include/llvm/Config/config.h.cmake | 6 - llvm/include/llvm/DWARFLinker/DWARFLinker.h | 599 ++ .../DebugInfo/CodeView/ContinuationRecordBuilder.h | 1 - .../DebugInfo/CodeView/GlobalTypeTableBuilder.h | 5 - .../llvm/DebugInfo/CodeView/SimpleTypeSerializer.h | 16 +- .../llvm/DebugInfo/DWARF/DWARFAcceleratorTable.h | 19 +- .../llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 9 +- .../llvm/DebugInfo/DWARF/DWARFDebugAranges.h | 3 +- llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h | 10 +- .../llvm/DebugInfo/DWARF/DWARFDebugPubTable.h | 4 +- .../include/llvm/DebugInfo/DWARF/DWARFExpression.h | 12 +- .../llvm/DebugInfo/PDB/Native/DbiStreamBuilder.h | 8 +- .../llvm/DebugInfo/PDB/Native/SymbolCache.h | 1 - .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 15 +- llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 15 +- .../llvm/ExecutionEngine/Orc/LazyEmittingLayer.h | 2 +- .../llvm/ExecutionEngine/Orc/LazyReexports.h | 52 +- .../ExecutionEngine/Orc/RTDyldObjectLinkingLayer.h | 2 +- llvm/include/llvm/IR/Attributes.h | 6 +- llvm/include/llvm/IR/BasicBlock.h | 9 + llvm/include/llvm/IR/Constants.h | 4 + llvm/include/llvm/IR/ConstrainedOps.def | 104 +- llvm/include/llvm/IR/DIBuilder.h | 7 +- llvm/include/llvm/IR/DataLayout.h | 13 +- llvm/include/llvm/IR/DebugInfo.h | 9 + llvm/include/llvm/IR/DebugInfoMetadata.h | 76 +- llvm/include/llvm/IR/GlobalObject.h | 11 +- llvm/include/llvm/IR/IRBuilder.h | 215 +- llvm/include/llvm/IR/InstrTypes.h | 7 +- llvm/include/llvm/IR/Instructions.h | 6 +- llvm/include/llvm/IR/IntrinsicInst.h | 29 +- llvm/include/llvm/IR/Intrinsics.td | 33 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 151 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 224 +- llvm/include/llvm/IR/IntrinsicsARM.td | 21 +- llvm/include/llvm/IR/IntrinsicsHexagon.td | 6176 +------------ llvm/include/llvm/IR/IntrinsicsHexagonDep.td | 6144 +++++++++++++ llvm/include/llvm/IR/IntrinsicsPowerPC.td | 3 - llvm/include/llvm/IR/Module.h | 14 +- llvm/include/llvm/IR/ModuleSummaryIndex.h | 51 +- llvm/include/llvm/IR/ModuleSummaryIndexYAML.h | 2 +- llvm/include/llvm/IR/PatternMatch.h | 96 +- llvm/include/llvm/IR/Use.h | 4 +- llvm/include/llvm/IR/ValueHandle.h | 6 +- llvm/include/llvm/LTO/Config.h | 4 + llvm/include/llvm/LTO/LTOBackend.h | 3 + llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h | 4 +- llvm/include/llvm/MC/MCAssembler.h | 2 +- llvm/include/llvm/MC/MCContext.h | 2 +- llvm/include/llvm/MC/MCDwarf.h | 8 +- llvm/include/llvm/MC/MCFixupKindInfo.h | 7 +- llvm/include/llvm/MC/MCInstrDesc.h | 6 +- llvm/include/llvm/MC/MCObjectFileInfo.h | 6 + llvm/include/llvm/MC/MCSymbolWasm.h | 12 +- llvm/include/llvm/MC/SubtargetFeature.h | 2 +- llvm/include/llvm/Object/IRSymtab.h | 1 + llvm/include/llvm/Object/MachO.h | 2 +- llvm/include/llvm/Object/TapiUniversal.h | 2 +- llvm/include/llvm/Object/Wasm.h | 3 + llvm/include/llvm/Option/Option.h | 2 +- llvm/include/llvm/Passes/PassBuilder.h | 54 +- llvm/include/llvm/ProfileData/InstrProf.h | 6 +- llvm/include/llvm/ProfileData/SampleProf.h | 13 +- llvm/include/llvm/Remarks/RemarkStringTable.h | 1 + llvm/include/llvm/Support/AArch64TargetParser.def | 4 - llvm/include/llvm/Support/Alignment.h | 16 +- llvm/include/llvm/Support/Allocator.h | 87 +- llvm/include/llvm/Support/AllocatorBase.h | 104 + llvm/include/llvm/Support/BinaryStreamArray.h | 1 + llvm/include/llvm/Support/BinaryStreamReader.h | 1 + llvm/include/llvm/Support/Compiler.h | 10 +- llvm/include/llvm/Support/CrashRecoveryContext.h | 3 +- llvm/include/llvm/Support/DebugCounter.h | 2 +- llvm/include/llvm/Support/GraphWriter.h | 2 +- llvm/include/llvm/Support/JSON.h | 11 +- llvm/include/llvm/Support/LowLevelTypeImpl.h | 6 + llvm/include/llvm/Support/ManagedStatic.h | 10 +- llvm/include/llvm/Support/PointerLikeTypeTraits.h | 14 +- llvm/include/llvm/Support/Process.h | 8 +- .../include/llvm/Support/SmallVectorMemoryBuffer.h | 2 +- llvm/include/llvm/Support/TimeProfiler.h | 5 +- llvm/include/llvm/Support/Timer.h | 5 - llvm/include/llvm/Support/YAMLTraits.h | 2 +- llvm/include/llvm/Support/raw_ostream.h | 2 +- llvm/include/llvm/TableGen/Record.h | 16 +- llvm/include/llvm/TableGen/StringToOffsetTable.h | 2 +- llvm/include/llvm/Target/GlobalISel/Combine.td | 10 +- llvm/include/llvm/Target/Target.td | 5 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 21 + llvm/include/llvm/Target/TargetMachine.h | 12 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 23 +- llvm/include/llvm/TextAPI/MachO/InterfaceFile.h | 6 +- llvm/include/llvm/Transforms/IPO.h | 13 +- .../llvm/Transforms/IPO/ArgumentPromotion.h | 12 + llvm/include/llvm/Transforms/IPO/Attributor.h | 127 +- llvm/include/llvm/Transforms/IPO/LowerTypeTests.h | 7 +- .../llvm/Transforms/IPO/WholeProgramDevirt.h | 5 + .../Transforms/InstCombine/InstCombineWorklist.h | 17 + .../Transforms/Instrumentation/InstrProfiling.h | 3 + llvm/include/llvm/Transforms/Scalar/GVN.h | 41 + .../llvm/Transforms/Scalar/LoopUnrollAndJamPass.h | 4 - .../llvm/Transforms/Utils/AMDGPUEmitPrintf.h | 25 + .../llvm/Transforms/Utils/BasicBlockUtils.h | 3 +- llvm/include/llvm/Transforms/Utils/CodeExtractor.h | 6 +- .../include/llvm/Transforms/Utils/CodeMoverUtils.h | 35 +- llvm/include/llvm/Transforms/Utils/Local.h | 13 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 53 +- llvm/include/llvm/Transforms/Utils/UnrollLoop.h | 2 - .../Vectorize/LoopVectorizationLegality.h | 12 +- llvm/include/llvm/module.modulemap | 3 - llvm/lib/Analysis/AliasAnalysis.cpp | 3 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 9 +- llvm/lib/Analysis/BranchProbabilityInfo.cpp | 9 + llvm/lib/Analysis/CallGraph.cpp | 9 + llvm/lib/Analysis/CallPrinter.cpp | 2 +- llvm/lib/Analysis/ConstantFolding.cpp | 3 +- llvm/lib/Analysis/DivergenceAnalysis.cpp | 4 + llvm/lib/Analysis/GlobalsModRef.cpp | 10 +- llvm/lib/Analysis/InlineCost.cpp | 102 +- llvm/lib/Analysis/InstructionSimplify.cpp | 34 +- llvm/lib/Analysis/LazyCallGraph.cpp | 22 +- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/LegacyDivergenceAnalysis.cpp | 9 +- llvm/lib/Analysis/Lint.cpp | 16 + llvm/lib/Analysis/Loads.cpp | 71 +- llvm/lib/Analysis/LoopAccessAnalysis.cpp | 2 +- llvm/lib/Analysis/LoopPass.cpp | 37 +- llvm/lib/Analysis/MemoryDependenceAnalysis.cpp | 77 - llvm/lib/Analysis/MemorySSA.cpp | 5 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 10 +- llvm/lib/Analysis/ScalarEvolution.cpp | 24 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 32 +- llvm/lib/Analysis/SyncDependenceAnalysis.cpp | 8 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 3 - llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/VFABIDemangling.cpp | 76 +- llvm/lib/Analysis/ValueLattice.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 4 - llvm/lib/Analysis/VectorUtils.cpp | 5 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 47 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/BinaryFormat/Dwarf.cpp | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 28 +- llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 15 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 15 +- llvm/lib/CMakeLists.txt | 1 - llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 52 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 17 +- llvm/lib/CodeGen/AsmPrinter/DebugHandlerBase.cpp | 15 - llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 64 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.h | 19 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 207 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 4 + llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 75 +- llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h | 56 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 19 +- llvm/lib/CodeGen/AtomicExpandPass.cpp | 8 +- llvm/lib/CodeGen/BranchFolding.cpp | 60 +- llvm/lib/CodeGen/BranchFolding.h | 25 +- llvm/lib/CodeGen/BranchRelaxation.cpp | 13 +- llvm/lib/CodeGen/CMakeLists.txt | 4 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 38 +- llvm/lib/CodeGen/EarlyIfConversion.cpp | 17 +- llvm/lib/CodeGen/FEntryInserter.cpp | 4 +- llvm/lib/CodeGen/GCMetadata.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 6 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 25 + llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 87 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 129 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 729 +- llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 27 +- llvm/lib/CodeGen/GlobalMerge.cpp | 2 +- llvm/lib/CodeGen/IfConversion.cpp | 2 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 2 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 6 + llvm/lib/CodeGen/LiveDebugVariables.cpp | 77 +- llvm/lib/CodeGen/LivePhysRegs.cpp | 13 + llvm/lib/CodeGen/MBFIWrapper.cpp | 49 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 4 +- llvm/lib/CodeGen/MIRPrinter.cpp | 6 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 6 +- llvm/lib/CodeGen/MachineBlockPlacement.cpp | 18 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 4 +- llvm/lib/CodeGen/MachineFunction.cpp | 10 + llvm/lib/CodeGen/MachineModuleInfo.cpp | 49 +- llvm/lib/CodeGen/MachineOperand.cpp | 4 +- .../CodeGen/MachineOptimizationRemarkEmitter.cpp | 2 +- llvm/lib/CodeGen/MachineOutliner.cpp | 2 +- llvm/lib/CodeGen/MachineSSAUpdater.cpp | 2 +- llvm/lib/CodeGen/MachineScheduler.cpp | 111 +- llvm/lib/CodeGen/MachineSink.cpp | 30 +- llvm/lib/CodeGen/MachineVerifier.cpp | 24 +- llvm/lib/CodeGen/PreISelIntrinsicLowering.cpp | 2 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 6 +- llvm/lib/CodeGen/RDFGraph.cpp | 1837 ---- llvm/lib/CodeGen/RDFLiveness.cpp | 1118 --- llvm/lib/CodeGen/RDFRegisters.cpp | 380 - llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 228 +- llvm/lib/CodeGen/SafeStack.cpp | 3 +- llvm/lib/CodeGen/ScalarizeMaskedMemIntrin.cpp | 68 +- llvm/lib/CodeGen/ScheduleDAGPrinter.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 319 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 36 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 29 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 158 +- .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 48 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h | 1 + .../CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp | 5 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 27 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 262 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 347 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 249 +- .../CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 3 +- .../CodeGen/SelectionDAG/SelectionDAGPrinter.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 221 +- llvm/lib/CodeGen/TailDuplicator.cpp | 4 +- llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp | 6 + llvm/lib/CodeGen/TargetInstrInfo.cpp | 12 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 58 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 34 +- llvm/lib/CodeGen/TypePromotion.cpp | 12 +- llvm/lib/CodeGen/XRayInstrumentation.cpp | 133 +- llvm/lib/DWARFLinker/DWARFLinker.cpp | 2438 +++++ .../DebugInfo/CodeView/MergingTypeTableBuilder.cpp | 4 +- llvm/lib/DebugInfo/CodeView/RecordName.cpp | 2 +- .../DebugInfo/CodeView/SimpleTypeSerializer.cpp | 11 + llvm/lib/DebugInfo/CodeView/TypeRecordMapping.cpp | 39 +- llvm/lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 24 +- llvm/lib/DebugInfo/DWARF/DWARFAcceleratorTable.cpp | 23 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 9 +- llvm/lib/DebugInfo/DWARF/DWARFDebugArangeSet.cpp | 216 +- llvm/lib/DebugInfo/DWARF/DWARFDebugAranges.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 8 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 87 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDebugPubTable.cpp | 17 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 64 +- llvm/lib/DebugInfo/DWARF/DWARFVerifier.cpp | 5 +- llvm/lib/DebugInfo/GSYM/LookupResult.cpp | 4 +- .../PDB/Native/DbiModuleDescriptorBuilder.cpp | 6 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 17 +- .../DebugInfo/PDB/Native/NativeCompilandSymbol.cpp | 4 +- .../PDB/Native/NativeEnumInjectedSources.cpp | 6 +- llvm/lib/DebugInfo/PDB/Native/NativeExeSymbol.cpp | 2 +- .../PDB/Native/NativeSymbolEnumerator.cpp | 4 +- llvm/lib/DebugInfo/PDB/Native/NativeTypeEnum.cpp | 2 +- .../lib/DebugInfo/PDB/Native/NativeTypeTypedef.cpp | 4 +- llvm/lib/DebugInfo/PDB/Native/NativeTypeUDT.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/PDBFile.cpp | 3 +- llvm/lib/DebugInfo/PDB/Native/PDBFileBuilder.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/TpiStreamBuilder.cpp | 10 +- llvm/lib/DebugInfo/Symbolize/DIPrinter.cpp | 4 +- llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 25 +- llvm/lib/ExecutionEngine/ExecutionEngine.cpp | 30 +- .../JITLink/MachOLinkGraphBuilder.cpp | 4 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.cpp | 4 +- .../ExecutionEngine/Orc/CompileOnDemandLayer.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 4 +- .../Orc/JITTargetMachineBuilder.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 9 +- llvm/lib/ExecutionEngine/Orc/LazyReexports.cpp | 21 +- llvm/lib/ExecutionEngine/Orc/OrcCBindingsStack.h | 4 +- llvm/lib/ExecutionEngine/Orc/OrcMCJITReplacement.h | 9 +- llvm/lib/ExecutionEngine/Orc/Speculation.cpp | 2 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h | 2 +- llvm/lib/Extensions/CMakeLists.txt | 3 - llvm/lib/Extensions/Extensions.cpp | 15 - llvm/lib/Extensions/LLVMBuild.txt | 21 - llvm/lib/FuzzMutate/FuzzerCLI.cpp | 4 +- llvm/lib/IR/AsmWriter.cpp | 16 +- llvm/lib/IR/AttributeImpl.h | 3 +- llvm/lib/IR/Attributes.cpp | 12 +- llvm/lib/IR/AutoUpgrade.cpp | 47 +- llvm/lib/IR/BasicBlock.cpp | 12 + llvm/lib/IR/ConstantFold.cpp | 19 +- llvm/lib/IR/Constants.cpp | 16 +- llvm/lib/IR/ConstantsContext.h | 4 +- llvm/lib/IR/DIBuilder.cpp | 12 +- llvm/lib/IR/DataLayout.cpp | 18 +- llvm/lib/IR/DebugInfo.cpp | 76 +- llvm/lib/IR/DebugInfoMetadata.cpp | 16 +- llvm/lib/IR/DiagnosticInfo.cpp | 38 +- llvm/lib/IR/Globals.cpp | 2 +- llvm/lib/IR/IRBuilder.cpp | 56 +- llvm/lib/IR/InlineAsm.cpp | 10 +- llvm/lib/IR/Instructions.cpp | 6 + llvm/lib/IR/IntrinsicInst.cpp | 6 +- llvm/lib/IR/LLVMContextImpl.cpp | 22 +- llvm/lib/IR/LLVMContextImpl.h | 13 +- llvm/lib/IR/LegacyPassManager.cpp | 5 +- llvm/lib/IR/Metadata.cpp | 5 +- llvm/lib/IR/Module.cpp | 16 +- llvm/lib/IR/ModuleSummaryIndex.cpp | 11 +- llvm/lib/IR/SafepointIRVerifier.cpp | 1 + llvm/lib/IR/Value.cpp | 11 + llvm/lib/IR/Verifier.cpp | 20 +- llvm/lib/LLVMBuild.txt | 1 - llvm/lib/LTO/CMakeLists.txt | 1 + llvm/lib/LTO/Caching.cpp | 2 +- llvm/lib/LTO/LLVMBuild.txt | 1 - llvm/lib/LTO/LTO.cpp | 102 +- llvm/lib/LTO/LTOBackend.cpp | 26 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 10 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 13 +- llvm/lib/LineEditor/LineEditor.cpp | 4 +- llvm/lib/Linker/IRMover.cpp | 70 +- llvm/lib/MC/ELFObjectWriter.cpp | 2 +- llvm/lib/MC/MCAssembler.cpp | 6 +- llvm/lib/MC/MCContext.cpp | 6 +- llvm/lib/MC/MCDwarf.cpp | 4 +- llvm/lib/MC/MCObjectFileInfo.cpp | 19 +- llvm/lib/MC/MCParser/AsmParser.cpp | 12 +- llvm/lib/MC/MCParser/DarwinAsmParser.cpp | 2 +- llvm/lib/MC/MCSubtargetInfo.cpp | 20 +- llvm/lib/MC/SubtargetFeature.cpp | 4 +- llvm/lib/MC/WinCOFFObjectWriter.cpp | 2 +- llvm/lib/MCA/InstrBuilder.cpp | 2 +- llvm/lib/Object/Archive.cpp | 4 +- llvm/lib/Object/ArchiveWriter.cpp | 2 +- llvm/lib/Object/COFFImportFile.cpp | 2 +- llvm/lib/Object/COFFModuleDefinition.cpp | 8 +- llvm/lib/Object/IRSymtab.cpp | 2 +- llvm/lib/Object/ModuleSymbolTable.cpp | 3 +- llvm/lib/Object/SymbolSize.cpp | 6 + llvm/lib/Object/WasmObjectFile.cpp | 30 +- llvm/lib/Object/WindowsResource.cpp | 4 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 5 + llvm/lib/Option/Arg.cpp | 2 +- llvm/lib/Option/ArgList.cpp | 2 +- llvm/lib/Option/OptTable.cpp | 6 +- llvm/lib/Passes/PassBuilder.cpp | 142 +- llvm/lib/Passes/PassRegistry.def | 6 +- llvm/lib/Passes/StandardInstrumentations.cpp | 4 +- llvm/lib/ProfileData/Coverage/CoverageMapping.cpp | 3 +- llvm/lib/ProfileData/GCOV.cpp | 6 +- llvm/lib/ProfileData/InstrProf.cpp | 4 +- llvm/lib/ProfileData/SampleProfReader.cpp | 8 +- llvm/lib/Remarks/BitstreamRemarkParser.cpp | 2 +- llvm/lib/Remarks/RemarkLinker.cpp | 2 +- llvm/lib/Remarks/YAMLRemarkParser.h | 2 +- llvm/lib/Support/APFloat.cpp | 139 +- llvm/lib/Support/APInt.cpp | 2 +- llvm/lib/Support/CMakeLists.txt | 6 +- llvm/lib/Support/CRC.cpp | 12 +- llvm/lib/Support/CommandLine.cpp | 6 +- llvm/lib/Support/Compression.cpp | 4 +- llvm/lib/Support/CrashRecoveryContext.cpp | 92 +- llvm/lib/Support/Debug.cpp | 2 +- llvm/lib/Support/DebugCounter.cpp | 6 +- llvm/lib/Support/ErrorHandling.cpp | 3 +- llvm/lib/Support/FileCheck.cpp | 201 +- llvm/lib/Support/FileCheckImpl.h | 168 +- llvm/lib/Support/FileCollector.cpp | 2 +- llvm/lib/Support/GraphWriter.cpp | 4 +- llvm/lib/Support/InitLLVM.cpp | 2 +- llvm/lib/Support/LockFileManager.cpp | 8 +- llvm/lib/Support/Path.cpp | 7 +- llvm/lib/Support/Process.cpp | 12 +- llvm/lib/Support/RandomNumberGenerator.cpp | 2 +- llvm/lib/Support/Regex.cpp | 2 +- llvm/lib/Support/Signals.cpp | 2 +- llvm/lib/Support/SourceMgr.cpp | 14 +- llvm/lib/Support/SpecialCaseList.cpp | 4 +- llvm/lib/Support/TarWriter.cpp | 3 +- llvm/lib/Support/TimeProfiler.cpp | 99 +- llvm/lib/Support/Timer.cpp | 7 +- llvm/lib/Support/ToolOutputFile.cpp | 2 +- llvm/lib/Support/Unix/Host.inc | 2 +- llvm/lib/Support/Unix/Memory.inc | 1 + llvm/lib/Support/Unix/Program.inc | 11 +- llvm/lib/Support/VirtualFileSystem.cpp | 21 +- llvm/lib/Support/Windows/DynamicLibrary.inc | 2 +- llvm/lib/Support/Windows/Host.inc | 2 +- llvm/lib/Support/Windows/Memory.inc | 2 +- llvm/lib/Support/Windows/Path.inc | 2 +- llvm/lib/Support/Windows/Process.inc | 2 +- llvm/lib/Support/Windows/Program.inc | 4 +- llvm/lib/Support/Windows/Signals.inc | 12 +- llvm/lib/Support/Windows/ThreadLocal.inc | 2 +- llvm/lib/Support/Windows/Threading.inc | 2 +- .../llvm => lib}/Support/Windows/WindowsSupport.h | 0 llvm/lib/Support/YAMLParser.cpp | 8 +- llvm/lib/Support/raw_ostream.cpp | 2 +- llvm/lib/TableGen/Record.cpp | 15 +- llvm/lib/TableGen/SetTheory.cpp | 2 +- llvm/lib/TableGen/TGParser.cpp | 2 +- llvm/lib/TableGen/TGParser.h | 2 +- llvm/lib/Target/AArch64/AArch64.td | 26 - llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 20 - llvm/lib/Target/AArch64/AArch64BranchTargets.cpp | 12 +- llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 3 +- llvm/lib/Target/AArch64/AArch64Combine.td | 9 +- .../Target/AArch64/AArch64CompressJumpTables.cpp | 2 +- .../Target/AArch64/AArch64ConditionOptimizer.cpp | 2 +- .../Target/AArch64/AArch64ConditionalCompares.cpp | 8 +- .../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 38 +- llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 3 - llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 537 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 6 + llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 39 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 372 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 16 +- llvm/lib/Target/AArch64/AArch64InstrFormats.td | 178 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 79 +- llvm/lib/Target/AArch64/AArch64InstrInfo.h | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 60 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 275 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 10 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.h | 4 +- .../Target/AArch64/AArch64PreLegalizerCombiner.cpp | 26 + .../lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 1 + llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 29 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 4 - llvm/lib/Target/AArch64/AArch64RegisterInfo.td | 7 + llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp | 5 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 364 +- llvm/lib/Target/AArch64/AArch64SchedA53.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedA57.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedCyclone.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedExynosM3.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedExynosM4.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedExynosM5.td | 3 +- llvm/lib/Target/AArch64/AArch64SchedFalkor.td | 4 +- llvm/lib/Target/AArch64/AArch64SchedKryo.td | 4 +- llvm/lib/Target/AArch64/AArch64SchedThunderX.td | 4 +- .../lib/Target/AArch64/AArch64SchedThunderX2T99.td | 4 +- .../Target/AArch64/AArch64SchedThunderX3T110.td | 1997 ----- .../lib/Target/AArch64/AArch64SelectionDAGInfo.cpp | 25 +- llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 11 - llvm/lib/Target/AArch64/AArch64Subtarget.h | 3 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 8 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 34 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 10 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 301 +- llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h | 1 + llvm/lib/Target/AMDGPU/AMDGPU.h | 11 + llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td | 6 +- llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 233 +- llvm/lib/Target/AMDGPU/AMDGPUCombine.td | 15 + llvm/lib/Target/AMDGPU/AMDGPUFrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 77 +- .../Target/AMDGPU/AMDGPUGenRegisterBankInfo.def | 15 +- .../Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp | 11 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 74 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 28 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 5 - llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 18 - .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 1102 ++- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 88 +- llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 9 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 607 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 28 +- llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.h | 4 +- .../Target/AMDGPU/AMDGPULowerKernelArguments.cpp | 2 +- .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 149 + llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 4 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 547 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 3 + llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 5 - .../Target/AMDGPU/AMDGPURewriteOutArguments.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 50 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 9 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 11 + .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 10 + llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 1 + .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 2 +- llvm/lib/Target/AMDGPU/BUFInstructions.td | 126 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 5 + llvm/lib/Target/AMDGPU/CaymanInstructions.td | 4 +- llvm/lib/Target/AMDGPU/DSInstructions.td | 36 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 3 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 2 + llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp | 10 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 9 +- llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp | 69 +- llvm/lib/Target/AMDGPU/GCNSchedStrategy.h | 12 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 2 +- llvm/lib/Target/AMDGPU/R600FrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/R600ISelLowering.cpp | 5 +- llvm/lib/Target/AMDGPU/R600InstrInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600Instructions.td | 7 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.h | 4 + llvm/lib/Target/AMDGPU/SIFrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 466 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 4 + llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 5 +- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 42 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 338 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 23 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 23 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 248 +- llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 312 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp | 2 +- llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp | 15 + llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 12 +- llvm/lib/Target/AMDGPU/SIPostRABundler.cpp | 138 + llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 5 - llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 1 - .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 157 + llvm/lib/Target/AMDGPU/SMInstructions.td | 10 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 33 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 44 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 99 +- llvm/lib/Target/AMDGPU/VOP3PInstructions.td | 2 +- llvm/lib/Target/ARC/ARCInstrInfo.cpp | 4 +- llvm/lib/Target/ARC/ARCRegisterInfo.cpp | 5 - llvm/lib/Target/ARC/ARCRegisterInfo.h | 2 - llvm/lib/Target/ARC/ARCTargetMachine.cpp | 2 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 5 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 58 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 5 - llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 2 - llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMBasicBlockInfo.h | 6 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 4 +- llvm/lib/Target/ARM/ARMConstantPoolValue.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 + llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 208 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 311 +- llvm/lib/Target/ARM/ARMISelLowering.h | 13 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 31 + llvm/lib/Target/ARM/ARMInstrMVE.td | 256 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 21 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 10 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 14 +- llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 28 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 414 +- llvm/lib/Target/ARM/ARMParallelDSP.cpp | 3 +- llvm/lib/Target/ARM/ARMSubtarget.cpp | 2 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 78 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 35 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 44 - .../Target/ARM/Disassembler/ARMDisassembler.cpp | 14 - llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 42 +- .../lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp | 28 +- .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 9 - llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 2 - .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 8 - .../Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 7 +- llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 273 +- llvm/lib/Target/ARM/MVETailPredication.cpp | 313 +- llvm/lib/Target/ARM/Utils/ARMBaseInfo.h | 16 - llvm/lib/Target/AVR/AVRFrameLowering.cpp | 3 +- llvm/lib/Target/AVR/AVRRegisterInfo.h | 4 - llvm/lib/Target/AVR/AVRTargetMachine.cpp | 2 +- llvm/lib/Target/BPF/BPFAbstractMemberAccess.cpp | 4 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 +- llvm/lib/Target/BPF/BPFISelLowering.h | 13 - llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 20 +- llvm/lib/Target/BPF/BPFTargetMachine.cpp | 2 +- llvm/lib/Target/BPF/BTFDebug.cpp | 52 +- .../Target/Hexagon/AsmParser/HexagonAsmParser.cpp | 33 +- llvm/lib/Target/Hexagon/CMakeLists.txt | 3 + .../Hexagon/Disassembler/HexagonDisassembler.cpp | 5 +- llvm/lib/Target/Hexagon/Hexagon.td | 83 +- llvm/lib/Target/Hexagon/HexagonArch.h | 37 + llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp | 12 +- .../lib/Target/Hexagon/HexagonBranchRelaxation.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp | 38 +- .../lib/Target/Hexagon/HexagonConstPropagation.cpp | 9 +- llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonDepArch.h | 39 +- llvm/lib/Target/Hexagon/HexagonDepArch.td | 24 +- llvm/lib/Target/Hexagon/HexagonDepDecoders.inc | 40 +- llvm/lib/Target/Hexagon/HexagonDepIICHVX.td | 493 +- llvm/lib/Target/Hexagon/HexagonDepIICScalar.td | 8257 +++++++++++------ llvm/lib/Target/Hexagon/HexagonDepITypes.h | 87 +- llvm/lib/Target/Hexagon/HexagonDepITypes.td | 87 +- llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td | 6145 +++++++------ llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td | 6032 ++++++++----- llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td | 6126 ++++++------- llvm/lib/Target/Hexagon/HexagonDepMappings.td | 11 +- llvm/lib/Target/Hexagon/HexagonDepMask.h | 2821 ++++++ llvm/lib/Target/Hexagon/HexagonDepOperands.td | 182 +- llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h | 200 +- llvm/lib/Target/Hexagon/HexagonFixupHwLoops.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 181 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.h | 4 +- llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 159 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 1 + llvm/lib/Target/Hexagon/HexagonInstrFormats.td | 103 +- llvm/lib/Target/Hexagon/HexagonInstrFormatsV5.td | 86 - llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 168 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.h | 33 +- .../Target/Hexagon/HexagonMachineFunctionInfo.h | 12 + llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonPatterns.td | 66 +- llvm/lib/Target/Hexagon/HexagonPseudo.td | 12 +- llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.h | 4 - llvm/lib/Target/Hexagon/HexagonSchedule.td | 26 +- llvm/lib/Target/Hexagon/HexagonScheduleV67.td | 39 + llvm/lib/Target/Hexagon/HexagonScheduleV67T.td | 61 + llvm/lib/Target/Hexagon/HexagonSubtarget.cpp | 31 +- llvm/lib/Target/Hexagon/HexagonSubtarget.h | 49 +- llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp | 8 + .../Target/Hexagon/HexagonTargetTransformInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 69 +- llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h | 8 + .../Hexagon/MCTargetDesc/HexagonAsmBackend.cpp | 15 +- .../Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h | 8 +- .../Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp | 6 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 123 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.h | 33 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 152 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.h | 4 + .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 730 +- .../Target/Hexagon/MCTargetDesc/HexagonShuffler.h | 84 +- llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +- llvm/lib/Target/Hexagon/RDFCopy.h | 6 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +- llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +- llvm/lib/Target/Hexagon/RDFGraph.cpp | 1835 ++++ .../llvm/CodeGen => lib/Target/Hexagon}/RDFGraph.h | 0 llvm/lib/Target/Hexagon/RDFLiveness.cpp | 1118 +++ .../CodeGen => lib/Target/Hexagon}/RDFLiveness.h | 0 llvm/lib/Target/Hexagon/RDFRegisters.cpp | 380 + .../CodeGen => lib/Target/Hexagon}/RDFRegisters.h | 0 llvm/lib/Target/LLVMBuild.txt | 8 +- llvm/lib/Target/Lanai/LanaiAsmPrinter.cpp | 2 +- llvm/lib/Target/Lanai/LanaiInstrInfo.cpp | 13 +- llvm/lib/Target/Lanai/LanaiInstrInfo.h | 9 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp | 5 - llvm/lib/Target/Lanai/LanaiRegisterInfo.h | 2 - llvm/lib/Target/Lanai/LanaiSubtarget.cpp | 2 +- .../Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp | 2 +- llvm/lib/Target/MSP430/MSP430Subtarget.cpp | 2 +- llvm/lib/Target/MSP430/MSP430TargetMachine.cpp | 2 +- llvm/lib/Target/Mips/Mips16HardFloat.cpp | 4 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 2 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 2 +- llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp | 2 +- llvm/lib/Target/Mips/MipsInstrFormats.td | 47 - llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 21 +- llvm/lib/Target/Mips/MipsLegalizerInfo.h | 4 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 3 +- llvm/lib/Target/Mips/MipsRegisterInfo.cpp | 5 - llvm/lib/Target/Mips/MipsRegisterInfo.h | 2 - llvm/lib/Target/Mips/MipsSubtarget.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXFrameLowering.cpp | 5 + llvm/lib/Target/NVPTX/NVPTXFrameLowering.h | 1 + llvm/lib/Target/NVPTX/NVPTXGenericToNVVM.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 10 +- llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXSubtarget.cpp | 10 +- llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXUtilities.cpp | 6 +- llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 36 +- .../PowerPC/Disassembler/PPCDisassembler.cpp | 63 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 30 + .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.h | 4 + .../PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp | 33 +- .../Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.h | 8 +- llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCExpr.cpp | 63 +- llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCExpr.h | 26 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 1 - llvm/lib/Target/PowerPC/PPC.h | 14 +- llvm/lib/Target/PowerPC/PPC.td | 12 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 172 +- llvm/lib/Target/PowerPC/PPCBranchSelector.cpp | 2 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 47 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 9 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 399 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 40 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 18 +- llvm/lib/Target/PowerPC/PPCInstrFormats.td | 6 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 7 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 48 + llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 339 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 17 - llvm/lib/Target/PowerPC/PPCMCInstLower.cpp | 54 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 17 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 4 - llvm/lib/Target/PowerPC/PPCScheduleP9.td | 6 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 25 +- llvm/lib/Target/PowerPC/PPCSubtarget.h | 22 +- llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 9 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 4 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 34 - llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 7 + llvm/lib/Target/RISCV/RISCVRegisterInfo.h | 4 - llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 2 +- llvm/lib/Target/Sparc/SparcSubtarget.cpp | 2 +- llvm/lib/Target/Sparc/SparcTargetMachine.cpp | 3 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 7 +- llvm/lib/Target/SystemZ/SystemZISelLowering.h | 3 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 5 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 5 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.h | 3 - llvm/lib/Target/SystemZ/SystemZSubtarget.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp | 2 +- llvm/lib/Target/TargetMachine.cpp | 20 +- llvm/lib/Target/TargetMachineC.cpp | 4 +- llvm/lib/Target/VE/CMakeLists.txt | 1 + llvm/lib/Target/VE/InstPrinter/VEInstPrinter.cpp | 1 - llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 + llvm/lib/Target/VE/MCTargetDesc/VEFixupKinds.h | 30 + llvm/lib/Target/VE/MCTargetDesc/VEMCExpr.cpp | 97 + llvm/lib/Target/VE/MCTargetDesc/VEMCExpr.h | 82 + llvm/lib/Target/VE/VE.h | 11 - llvm/lib/Target/VE/VECallingConv.td | 54 + llvm/lib/Target/VE/VEFrameLowering.cpp | 41 +- llvm/lib/Target/VE/VEISelDAGToDAG.cpp | 60 + llvm/lib/Target/VE/VEISelLowering.cpp | 500 +- llvm/lib/Target/VE/VEISelLowering.h | 34 + llvm/lib/Target/VE/VEInstrFormats.td | 4 +- llvm/lib/Target/VE/VEInstrInfo.cpp | 260 + llvm/lib/Target/VE/VEInstrInfo.h | 23 + llvm/lib/Target/VE/VEInstrInfo.td | 1183 ++- llvm/lib/Target/VE/VEMCInstLower.cpp | 7 +- llvm/lib/Target/VE/VEMachineFunctionInfo.cpp | 13 + llvm/lib/Target/VE/VEMachineFunctionInfo.h | 35 + llvm/lib/Target/VE/VERegisterInfo.cpp | 36 +- llvm/lib/Target/VE/VERegisterInfo.td | 52 +- llvm/lib/Target/VE/VESubtarget.cpp | 2 +- llvm/lib/Target/VE/VETargetMachine.cpp | 3 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 3 + .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 11 +- llvm/lib/Target/WebAssembly/WebAssembly.td | 7 +- .../WebAssemblyAddMissingPrototypes.cpp | 2 +- llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp | 2 +- .../WebAssembly/WebAssemblyExplicitLocals.cpp | 26 +- .../WebAssembly/WebAssemblyFrameLowering.cpp | 18 + .../Target/WebAssembly/WebAssemblyFrameLowering.h | 1 + llvm/lib/Target/WebAssembly/WebAssemblyISD.def | 1 + .../Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp | 21 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 61 +- .../lib/Target/WebAssembly/WebAssemblyInstrCall.td | 25 + .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 4 + .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 4 +- .../WebAssembly/WebAssemblyMachineFunctionInfo.h | 19 + .../WebAssemblyOptimizeLiveIntervals.cpp | 15 +- .../Target/WebAssembly/WebAssemblyRegColoring.cpp | 3 + .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 15 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.cpp | 4 + .../WebAssembly/WebAssemblyReplacePhysRegs.cpp | 14 +- llvm/lib/Target/WebAssembly/WebAssemblySubtarget.h | 2 + .../WebAssembly/WebAssemblyTargetMachine.cpp | 4 +- .../Target/WebAssembly/WebAssemblyTargetMachine.h | 2 +- .../Target/WebAssembly/WebAssemblyUtilities.cpp | 66 +- llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 4 + llvm/lib/Target/X86/CMakeLists.txt | 5 +- llvm/lib/Target/X86/ImmutableGraph.h | 446 - llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 3 +- llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h | 29 +- .../Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp | 3 +- .../Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 2 +- llvm/lib/Target/X86/X86.h | 12 +- llvm/lib/Target/X86/X86.td | 16 - llvm/lib/Target/X86/X86AsmPrinter.cpp | 46 +- llvm/lib/Target/X86/X86CallLowering.cpp | 2 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 13 +- llvm/lib/Target/X86/X86FastISel.cpp | 4 +- llvm/lib/Target/X86/X86FloatingPoint.cpp | 3 + llvm/lib/Target/X86/X86FrameLowering.cpp | 10 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 24 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 1369 +-- llvm/lib/Target/X86/X86ISelLowering.h | 27 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 34 +- llvm/lib/Target/X86/X86IndirectThunks.cpp | 364 - llvm/lib/Target/X86/X86InsertWait.cpp | 151 + llvm/lib/Target/X86/X86InstrAVX512.td | 38 +- llvm/lib/Target/X86/X86InstrCompiler.td | 16 +- llvm/lib/Target/X86/X86InstrControl.td | 22 +- llvm/lib/Target/X86/X86InstrFMA.td | 66 +- llvm/lib/Target/X86/X86InstrFPStack.td | 24 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 12 + llvm/lib/Target/X86/X86InstrInfo.cpp | 56 +- llvm/lib/Target/X86/X86InstrInfo.h | 12 +- llvm/lib/Target/X86/X86InstrInfo.td | 4 +- llvm/lib/Target/X86/X86InstrSSE.td | 4 +- llvm/lib/Target/X86/X86InterleavedAccess.cpp | 5 +- llvm/lib/Target/X86/X86LegalizerInfo.cpp | 6 +- llvm/lib/Target/X86/X86LegalizerInfo.h | 4 +- .../X86/X86LoadValueInjectionLoadHardening.cpp | 900 -- .../X86/X86LoadValueInjectionRetHardening.cpp | 143 - llvm/lib/Target/X86/X86MCInstLower.cpp | 72 +- llvm/lib/Target/X86/X86RegisterInfo.cpp | 6 - llvm/lib/Target/X86/X86RegisterInfo.h | 4 - llvm/lib/Target/X86/X86RetpolineThunks.cpp | 286 + llvm/lib/Target/X86/X86SchedBroadwell.td | 3 +- llvm/lib/Target/X86/X86SchedHaswell.td | 1 + llvm/lib/Target/X86/X86SchedSandyBridge.td | 1 + llvm/lib/Target/X86/X86SchedSkylakeClient.td | 3 +- llvm/lib/Target/X86/X86SchedSkylakeServer.td | 3 +- llvm/lib/Target/X86/X86Schedule.td | 3 +- llvm/lib/Target/X86/X86ScheduleAtom.td | 1 + llvm/lib/Target/X86/X86ScheduleBdVer2.td | 37 +- llvm/lib/Target/X86/X86ScheduleBtVer2.td | 1 + llvm/lib/Target/X86/X86ScheduleSLM.td | 1 + llvm/lib/Target/X86/X86ScheduleZnver1.td | 1 + llvm/lib/Target/X86/X86ScheduleZnver2.td | 1 + llvm/lib/Target/X86/X86Subtarget.cpp | 4 +- llvm/lib/Target/X86/X86Subtarget.h | 27 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 12 +- llvm/lib/Target/X86/X86TargetMachine.h | 4 - llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 2 + llvm/lib/Target/XCore/XCoreISelLowering.cpp | 2 +- llvm/lib/Target/XCore/XCoreISelLowering.h | 3 +- llvm/lib/Target/XCore/XCoreInstrInfo.cpp | 2 +- llvm/lib/Target/XCore/XCoreRegisterInfo.cpp | 5 - llvm/lib/Target/XCore/XCoreRegisterInfo.h | 2 - llvm/lib/Target/XCore/XCoreTargetMachine.cpp | 2 +- llvm/lib/TextAPI/MachO/ArchitectureSet.cpp | 2 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 8 +- llvm/lib/TextAPI/MachO/TextStub.cpp | 4 +- llvm/lib/TextAPI/MachO/TextStubCommon.cpp | 5 +- .../lib/ToolDrivers/llvm-dlltool/DlltoolDriver.cpp | 2 +- llvm/lib/ToolDrivers/llvm-lib/LibDriver.cpp | 4 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 5 +- llvm/lib/Transforms/IPO/AlwaysInliner.cpp | 9 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 19 +- llvm/lib/Transforms/IPO/Attributor.cpp | 1143 ++- llvm/lib/Transforms/IPO/BlockExtractor.cpp | 3 +- llvm/lib/Transforms/IPO/FunctionImport.cpp | 7 +- llvm/lib/Transforms/IPO/GlobalDCE.cpp | 9 + llvm/lib/Transforms/IPO/GlobalOpt.cpp | 16 +- llvm/lib/Transforms/IPO/GlobalSplit.cpp | 3 + llvm/lib/Transforms/IPO/Inliner.cpp | 18 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 73 +- llvm/lib/Transforms/IPO/PartialInlining.cpp | 5 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 4 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 154 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 113 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 5 - .../Transforms/InstCombine/InstCombineCalls.cpp | 42 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 12 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 139 +- .../Transforms/InstCombine/InstCombineInternal.h | 1 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 43 +- llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 18 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 51 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 24 +- .../InstCombine/InstructionCombining.cpp | 94 +- .../Instrumentation/AddressSanitizer.cpp | 7 +- .../Instrumentation/DataFlowSanitizer.cpp | 26 +- .../Transforms/Instrumentation/GCOVProfiling.cpp | 153 +- .../Instrumentation/HWAddressSanitizer.cpp | 7 +- .../Transforms/Instrumentation/InstrProfiling.cpp | 77 +- .../Transforms/Instrumentation/Instrumentation.cpp | 6 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 95 +- .../Instrumentation/PGOInstrumentation.cpp | 53 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 51 +- llvm/lib/Transforms/Scalar/GVN.cpp | 40 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 532 +- llvm/lib/Transforms/Scalar/InstSimplifyPass.cpp | 2 +- llvm/lib/Transforms/Scalar/LICM.cpp | 165 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 24 +- llvm/lib/Transforms/Scalar/LoopFuse.cpp | 28 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 70 +- llvm/lib/Transforms/Scalar/LoopInstSimplify.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopPredication.cpp | 18 +- llvm/lib/Transforms/Scalar/LoopRotation.cpp | 11 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 89 +- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 1 - llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 17 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 8 - .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 519 +- llvm/lib/Transforms/Scalar/PlaceSafepoints.cpp | 2 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 28 +- llvm/lib/Transforms/Scalar/SROA.cpp | 52 +- llvm/lib/Transforms/Scalar/Scalarizer.cpp | 4 +- .../Scalar/SeparateConstOffsetFromGEP.cpp | 43 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 6 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 15 - llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp | 246 + llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 8 +- llvm/lib/Transforms/Utils/CMakeLists.txt | 1 + llvm/lib/Transforms/Utils/CodeExtractor.cpp | 196 +- llvm/lib/Transforms/Utils/CodeMoverUtils.cpp | 252 +- llvm/lib/Transforms/Utils/InjectTLIMappings.cpp | 15 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 65 +- llvm/lib/Transforms/Utils/Local.cpp | 45 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 643 +- llvm/lib/Transforms/Utils/LoopUnroll.cpp | 44 +- llvm/lib/Transforms/Utils/LoopUnrollAndJam.cpp | 44 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 447 +- llvm/lib/Transforms/Utils/ModuleUtils.cpp | 9 +- llvm/lib/Transforms/Utils/NameAnonGlobals.cpp | 2 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 7 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 7 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 68 +- llvm/lib/Transforms/Utils/SymbolRewriter.cpp | 30 +- llvm/lib/Transforms/Utils/VNCoercion.cpp | 90 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 3 +- .../Transforms/Vectorize/LoadStoreVectorizer.cpp | 30 +- .../Vectorize/LoopVectorizationLegality.cpp | 41 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 83 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 13 +- llvm/lib/WindowsManifest/CMakeLists.txt | 13 +- llvm/lib/XRay/FDRTraceExpander.cpp | 6 +- llvm/runtimes/CMakeLists.txt | 27 +- llvm/test/Analysis/BasicAA/cs-cs.ll | 56 +- llvm/test/Analysis/BasicAA/phi-values-usage.ll | 6 +- llvm/test/Analysis/ConstantFolding/vscale.ll | 155 + .../CostModel/ARM/mve-gather-scatter-cost.ll | 511 ++ llvm/test/Analysis/CostModel/X86/arith-fix.ll | 8 +- llvm/test/Analysis/CostModel/X86/arith-overflow.ll | 8 +- llvm/test/Analysis/CostModel/X86/cast.ll | 2 +- llvm/test/Analysis/CostModel/X86/extend.ll | 4 +- .../CostModel/X86/min-legal-vector-width.ll | 8 +- .../AMDGPU/unreachable-loop-block.ll | 17 + .../LegacyDivergenceAnalysis/AMDGPU/atomics.ll | 2 +- .../LegacyDivergenceAnalysis/AMDGPU/intrinsics.ll | 2 +- .../LegacyDivergenceAnalysis/AMDGPU/kernel-args.ll | 2 +- .../AMDGPU/llvm.amdgcn.buffer.atomic.ll | 2 +- .../AMDGPU/llvm.amdgcn.image.atomic.ll | 2 +- .../LegacyDivergenceAnalysis/AMDGPU/loads.ll | 2 +- .../AMDGPU/no-return-blocks.ll | 2 +- .../LegacyDivergenceAnalysis/AMDGPU/phi-undef.ll | 2 +- .../AMDGPU/unreachable-loop-block.ll | 2 +- .../AMDGPU/workitem-intrinsics.ll | 2 +- llvm/test/Analysis/ScalarEvolution/pr28705.ll | 41 - llvm/test/Analysis/StackSafetyAnalysis/local.ll | 36 + llvm/test/Assembler/auto_upgrade_intrinsics.ll | 2 +- llvm/test/Assembler/dicompileunit.ll | 5 +- llvm/test/Assembler/dimodule.ll | 4 +- llvm/test/Assembler/fast-math-flags.ll | 27 + .../thinlto-multiple-summaries-for-guid.ll | 12 + llvm/test/Assembler/thinlto-summary.ll | 8 +- llvm/test/Assembler/thinlto-vtable-summary.ll | 4 +- llvm/test/Bindings/llvm-c/debug_info.ll | 2 +- .../Bitcode/thinlto-function-summary-refgraph.ll | 7 +- llvm/test/Bitcode/vscale-round-trip.ll | 49 + llvm/test/CMakeLists.txt | 3 +- .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 11 +- .../AArch64/GlobalISel/arm64-irtranslator-gep.ll | 24 +- .../GlobalISel/arm64-irtranslator-switch.ll | 20 +- .../AArch64/GlobalISel/combine-fconstant.mir | 73 + .../AArch64/GlobalISel/combine-mul-to-shl.mir | 98 + .../CodeGen/AArch64/GlobalISel/constant-dbg-loc.ll | 2 +- llvm/test/CodeGen/AArch64/GlobalISel/debug-cpp.ll | 2 +- .../test/CodeGen/AArch64/GlobalISel/debug-insts.ll | 8 +- .../CodeGen/AArch64/GlobalISel/fold-fp-select.mir | 37 +- .../GlobalISel/irtranslator-atomic-metadata.ll | 88 + .../GlobalISel/irtranslator-load-metadata.ll | 76 + .../GlobalISel/irtranslator-stackprotect-check.ll | 2 +- .../GlobalISel/irtranslator-store-metadata.ll | 52 + .../AArch64/GlobalISel/legalize-sext-zext-128.mir | 6 +- .../AArch64/GlobalISel/legalize-unmerge-values.mir | 43 +- .../AArch64/GlobalISel/load-addressing-modes.mir | 39 +- .../AArch64/GlobalISel/localizer-arm64-tti.ll | 2 +- .../AArch64/GlobalISel/opt-and-tbnz-tbz.mir | 257 + .../CodeGen/AArch64/GlobalISel/select-frameaddr.ll | 20 + .../AArch64/GlobalISel/select-returnaddr.ll | 38 + llvm/test/CodeGen/AArch64/GlobalISel/select.mir | 30 +- .../AArch64/GlobalISel/tail-call-no-save-fp-lr.ll | 5 +- .../CodeGen/AArch64/GlobalISel/translate-gep.ll | 36 +- .../CodeGen/AArch64/aarch64-combine-fmul-fsub.mir | 1 - .../AArch64/aarch64-fix-cortex-a53-835769.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-builtins-linux.ll | 3 - llvm/test/CodeGen/AArch64/arm64-elf-globals.ll | 8 +- llvm/test/CodeGen/AArch64/arm64-mte.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-neon-2velem.ll | 264 + llvm/test/CodeGen/AArch64/branch-relax-bcc.ll | 12 +- .../CodeGen/AArch64/branch-target-enforcement.mir | 43 +- llvm/test/CodeGen/AArch64/cpus.ll | 1 - .../AArch64/early-ifcvt-regclass-mismatch.mir | 171 + llvm/test/CodeGen/AArch64/emutls.ll | 2 + .../CodeGen/AArch64/fastisel-debugvalue-undef.ll | 30 + llvm/test/CodeGen/AArch64/fp-intrinsics.ll | 1568 ---- .../AArch64/fpconv-vector-op-scalarize-strict.ll | 22 +- .../CodeGen/AArch64/funclet-match-add-sub-stack.ll | 62 - .../CodeGen/AArch64/global-merge-hidden-minsize.ll | 1 + llvm/test/CodeGen/AArch64/illegal-float-ops.ll | 24 +- llvm/test/CodeGen/AArch64/ldst-paired-aliasing.ll | 31 +- llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 - .../machine-outliner-retaddr-sign-sp-mod.ll | 2 + llvm/test/CodeGen/AArch64/machine-outliner.mir | 2 +- llvm/test/CodeGen/AArch64/nontemporal.ll | 148 +- .../AArch64/patchable-function-entry-bti.ll | 49 +- .../AArch64/preferred-function-alignment.ll | 1 - llvm/test/CodeGen/AArch64/remat.ll | 1 - llvm/test/CodeGen/AArch64/seh-finally.ll | 24 +- llvm/test/CodeGen/AArch64/settag-merge.ll | 214 + llvm/test/CodeGen/AArch64/settag-merge.mir | 83 + llvm/test/CodeGen/AArch64/settag.ll | 17 +- .../sign-return-address-cfi-negate-ra-state.ll | 35 + llvm/test/CodeGen/AArch64/spillfill-sve.ll | 189 + .../test/CodeGen/AArch64/stack-protector-target.ll | 2 +- .../AArch64/stack-tagging-unchecked-ld-st.ll | 7 +- llvm/test/CodeGen/AArch64/strict-fp-int-promote.ll | 67 - .../AArch64/sve-gather-scatter-dag-combine.ll | 20 +- llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll | 36 + llvm/test/CodeGen/AArch64/sve-int-mul-pred.ll | 32 +- .../AArch64/sve-intrinsics-ffr-manipulation.ll | 50 + ...trinsics-gather-loads-vector-base-imm-offset.ll | 368 + ...nsics-gather-loads-vector-base-scalar-offset.ll | 186 + .../sve-intrinsics-gather-loads-vector-base.ll | 186 - .../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 220 + .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 182 + .../AArch64/sve-intrinsics-pred-operations.ll | 97 + ...insics-scatter-stores-vector-base-imm-offset.ll | 255 + ...ics-scatter-stores-vector-base-scalar-offset.ll | 133 + .../sve-intrinsics-scatter-stores-vector-base.ll | 133 - .../CodeGen/AArch64/sve-neg-int-arith-imm-2.ll | 12 - llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll | 11 - llvm/test/CodeGen/AArch64/sve-vscale.ll | 200 + llvm/test/CodeGen/AArch64/sve2-int-mul.ll | 324 + .../sve2-intrinsics-non-widening-pairwise-arith.ll | 245 + .../CodeGen/AArch64/sve2-intrinsics-uniform-dsp.ll | 869 ++ .../sve2-intrinsics-widening-pairwise-arith.ll | 77 + llvm/test/CodeGen/AArch64/sve2-mla-indexed.ll | 458 + .../CodeGen/AArch64/vecreduce-and-legalization.ll | 2 - .../AArch64/vecreduce-fadd-legalization-strict.ll | 128 - .../AArch64/vecreduce-fmax-legalization-nan.ll | 88 - .../CodeGen/AArch64/vecreduce-fmax-legalization.ll | 2 +- .../AArch64/vecreduce-fmul-legalization-strict.ll | 114 - llvm/test/CodeGen/AArch64/wineh-try-catch-cbz.ll | 7 +- .../CodeGen/AArch64/wineh-try-catch-realign.ll | 2 +- llvm/test/CodeGen/AArch64/wineh-try-catch.ll | 14 +- .../CodeGen/AArch64/wineh-unwindhelp-via-fp.ll | 69 - .../xray-partial-instrumentation-skip-entry.ll | 21 + .../xray-partial-instrumentation-skip-exit.ll | 21 + .../artifact-combiner-unmerge-values.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/bool-legalization.ll | 2 +- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 11 +- .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 198 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 2181 +++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 26 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.exp.mir | 12 +- .../GlobalISel/inst-select-atomicrmw-add-flat.mir | 707 ++ .../inst-select-atomicrmw-add-global.mir | 785 ++ .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-ctpop.mir | 4 +- .../GlobalISel/inst-select-extract-vector-elt.mir | 112 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fadd.mir | 33 - .../AMDGPU/GlobalISel/inst-select-fadd.s16.mir | 193 + .../AMDGPU/GlobalISel/inst-select-fadd.s32.mir | 204 + .../AMDGPU/GlobalISel/inst-select-fadd.s64.mir | 178 + .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 232 + .../AMDGPU/GlobalISel/inst-select-fmad.s32.mir | 195 + .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir | 21 +- .../AMDGPU/GlobalISel/inst-select-fptoui.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 2 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 626 ++ .../AMDGPU/GlobalISel/inst-select-inttoptr.mir | 2 +- .../GlobalISel/inst-select-load-atomic-global.mir | 179 +- .../AMDGPU/GlobalISel/inst-select-load-global.mir | 905 +- .../GlobalISel/inst-select-load-global.s96.mir | 138 + .../AMDGPU/GlobalISel/inst-select-load-local.mir | 228 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 132 + .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 132 + .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 188 + .../GlobalISel/inst-select-pattern-xor3.xfail.mir | 22 + .../AMDGPU/GlobalISel/inst-select-ptr-add.mir | 146 + .../AMDGPU/GlobalISel/inst-select-select.mir | 216 + .../AMDGPU/GlobalISel/inst-select-sitofp.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-smulh.mir | 69 +- .../AMDGPU/GlobalISel/inst-select-store-global.mir | 316 +- .../AMDGPU/GlobalISel/inst-select-store-local.mir | 160 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sub.mir | 18 +- .../AMDGPU/GlobalISel/inst-select-umulh.mir | 69 +- .../GlobalISel/irtranslator-function-args.ll | 16 +- .../GlobalISel/irtranslator-getelementptr.ll | 202 + llvm/test/CodeGen/AMDGPU/GlobalISel/lds-relocs.ll | 28 + .../AMDGPU/GlobalISel/lds-zero-initializer.ll | 2 - .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 270 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 255 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 153 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 246 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1215 ++- .../CodeGen/AMDGPU/GlobalISel/legalize-ptr-add.mir | 45 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1554 ++++ .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 306 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 246 +- .../AMDGPU/GlobalISel/legalize-shuffle-vector.mir | 157 - .../GlobalISel/legalize-shuffle-vector.s16.mir | 884 ++ .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 486 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 270 +- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll | 1753 ++++ .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 1592 ++++ .../AMDGPU/GlobalISel/llvm.amdgcn.ds.append.ll | 4 + .../AMDGPU/GlobalISel/llvm.amdgcn.ds.consume.ll | 4 + .../GlobalISel/llvm.amdgcn.ds.gws.barrier.ll | 9 + .../AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.init.ll | 5 + .../GlobalISel/llvm.amdgcn.ds.gws.sema.br.ll | 5 + .../llvm.amdgcn.ds.gws.sema.release.all.ll | 8 + .../AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.v.ll | 5 + .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i64.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll | 116 + .../AMDGPU/GlobalISel/llvm.amdgcn.is.private.ll | 20 +- .../AMDGPU/GlobalISel/llvm.amdgcn.is.shared.ll | 20 +- .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 2 +- .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 72 + .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll | 1 + .../AMDGPU/GlobalISel/llvm.amdgcn.permlane.ll | 1 + .../llvm.amdgcn.raw.buffer.atomic.add.ll | 231 + .../llvm.amdgcn.raw.buffer.load.format.f16.ll | 271 + .../llvm.amdgcn.raw.buffer.load.format.ll | 169 + .../GlobalISel/llvm.amdgcn.raw.buffer.load.ll | 828 ++ .../llvm.amdgcn.raw.buffer.store.format.f16.ll | 78 +- .../llvm.amdgcn.raw.buffer.store.format.f32.ll | 32 +- .../GlobalISel/llvm.amdgcn.raw.buffer.store.ll | 65 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.f16.ll | 343 + .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.ll | 222 + .../AMDGPU/GlobalISel/llvm.amdgcn.softwqm.ll | 82 + .../llvm.amdgcn.struct.buffer.atomic.add.ll | 226 + .../llvm.amdgcn.struct.buffer.load.format.f16.ll | 292 + .../llvm.amdgcn.struct.buffer.load.format.ll | 182 + .../GlobalISel/llvm.amdgcn.struct.buffer.load.ll | 425 + .../llvm.amdgcn.struct.buffer.store.format.f16.ll | 225 + .../llvm.amdgcn.struct.buffer.store.format.f32.ll | 145 + .../GlobalISel/llvm.amdgcn.struct.buffer.store.ll | 269 + .../llvm.amdgcn.struct.tbuffer.load.f16.ll | 329 + .../GlobalISel/llvm.amdgcn.struct.tbuffer.load.ll | 202 + .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 92 + .../AMDGPU/GlobalISel/llvm.amdgcn.workitem.id.ll | 10 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wqm.ll | 82 + .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wwm.ll | 82 + .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 925 ++ .../regbankselect-amdgcn-buffer-load.mir | 440 - .../GlobalISel/regbankselect-amdgcn-exp-compr.mir | 47 +- .../GlobalISel/regbankselect-amdgcn.atomic.dec.mir | 80 - .../GlobalISel/regbankselect-amdgcn.atomic.inc.mir | 80 - .../GlobalISel/regbankselect-amdgcn.ds.append.mir | 8 +- .../GlobalISel/regbankselect-amdgcn.ds.consume.mir | 8 +- .../regbankselect-amdgcn.fmul.legacy.mir | 66 + .../regbankselect-amdgcn.image.load.1d.ll | 4 +- .../regbankselect-amdgcn.image.sample.1d.ll | 15 +- .../GlobalISel/regbankselect-amdgcn.interp.mov.mir | 39 + .../regbankselect-amdgcn.interp.p1.f16.mir | 43 + .../GlobalISel/regbankselect-amdgcn.interp.p1.mir | 79 + .../regbankselect-amdgcn.interp.p2.f16.mir | 49 + .../GlobalISel/regbankselect-amdgcn.interp.p2.mir | 48 + .../GlobalISel/regbankselect-amdgcn.ps.live.mir | 17 + .../regbankselect-amdgcn.raw.buffer.load.ll | 40 +- .../regbankselect-amdgcn.struct.buffer.load.ll | 20 +- .../regbankselect-amdgcn.struct.buffer.store.ll | 10 +- .../AMDGPU/GlobalISel/regbankselect-amdgcn.wqm.mir | 3 +- .../AMDGPU/GlobalISel/regbankselect-amdgcn.wwm.mir | 3 +- .../regbankselect-extract-vector-elt.mir | 112 +- .../GlobalISel/regbankselect-insert-vector-elt.mir | 165 +- .../AMDGPU/GlobalISel/regbankselect-sextload.mir | 4 +- .../AMDGPU/GlobalISel/regbankselect-zextload.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/regbankselect.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/write_register.ll | 2 + .../CodeGen/AMDGPU/amdgpu-codegenprepare-fdiv.ll | 198 +- .../amdgpu-codegenprepare-fold-binop-select.ll | 546 ++ .../AMDGPU/amdgpu-codegenprepare-i16-to-i32.ll | 3227 ++++--- .../CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll | 104 +- llvm/test/CodeGen/AMDGPU/amdpal.ll | 4 +- .../CodeGen/AMDGPU/atomic_optimizations_buffer.ll | 45 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 372 +- .../AMDGPU/atomic_optimizations_pixelshader.ll | 14 +- llvm/test/CodeGen/AMDGPU/branch-condition-and.ll | 5 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 12 +- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 4 +- llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 13 +- llvm/test/CodeGen/AMDGPU/call-skip.ll | 9 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 2 +- llvm/test/CodeGen/AMDGPU/calling-conventions.ll | 21 + llvm/test/CodeGen/AMDGPU/cluster_stores.ll | 85 + llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 49 +- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 15 +- llvm/test/CodeGen/AMDGPU/convergent-inlineasm.ll | 8 +- llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 24 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 324 +- llvm/test/CodeGen/AMDGPU/cse-phi-incoming-val.ll | 2 +- llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 34 +- llvm/test/CodeGen/AMDGPU/dagcombine-select.ll | 21 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 8 +- llvm/test/CodeGen/AMDGPU/ds_read2_offset_order.ll | 4 +- llvm/test/CodeGen/AMDGPU/ds_write2st64.ll | 4 +- llvm/test/CodeGen/AMDGPU/else.ll | 9 +- .../CodeGen/AMDGPU/fcanonicalize-elimination.ll | 10 +- llvm/test/CodeGen/AMDGPU/fdiv.ll | 62 + llvm/test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 64 +- llvm/test/CodeGen/AMDGPU/flat-address-space.ll | 15 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 22 +- llvm/test/CodeGen/AMDGPU/fsqrt.ll | 38 +- llvm/test/CodeGen/AMDGPU/global-saddr.ll | 6 +- llvm/test/CodeGen/AMDGPU/half.ll | 2 +- llvm/test/CodeGen/AMDGPU/hoist-cond.ll | 2 +- llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 4 +- llvm/test/CodeGen/AMDGPU/idot2.ll | 24 +- llvm/test/CodeGen/AMDGPU/idot4s.ll | 20 +- llvm/test/CodeGen/AMDGPU/idot4u.ll | 48 +- llvm/test/CodeGen/AMDGPU/idot8s.ll | 24 +- llvm/test/CodeGen/AMDGPU/idot8u.ll | 86 +- llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll | 410 + .../test/CodeGen/AMDGPU/insert-skips-flat-vmem.mir | 2 +- llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-ignored-insts.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-kill-uncond.mir | 2 +- llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 30 +- .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 64 +- llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir | 4 +- llvm/test/CodeGen/AMDGPU/known-never-snan.ll | 24 +- llvm/test/CodeGen/AMDGPU/lds-relocs.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.append.ll | 28 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.consume.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll | 37 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll | 36 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add.ll | 36 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll | 9 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll | 44 +- llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll | 197 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 14 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 14 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll | 197 +- llvm/test/CodeGen/AMDGPU/load-lo16.ll | 10 +- llvm/test/CodeGen/AMDGPU/local-memory.amdgcn.ll | 2 +- llvm/test/CodeGen/AMDGPU/loop_exit_with_xor.ll | 12 +- llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll | 8 +- llvm/test/CodeGen/AMDGPU/max.i16.ll | 27 +- llvm/test/CodeGen/AMDGPU/memcpy-inline-fails.ll | 11 + llvm/test/CodeGen/AMDGPU/memory-legalizer-load.ll | 6 +- llvm/test/CodeGen/AMDGPU/memory_clause.ll | 18 +- llvm/test/CodeGen/AMDGPU/merge-load-store.mir | 24 + llvm/test/CodeGen/AMDGPU/merge-store-crash.ll | 6 +- llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir | 120 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 20 +- llvm/test/CodeGen/AMDGPU/mubuf-shader-vgpr.ll | 12 +- llvm/test/CodeGen/AMDGPU/mul.ll | 5 + llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 7 +- llvm/test/CodeGen/AMDGPU/postra-bundle-memops.mir | 114 + .../CodeGen/AMDGPU/promote-constOffset-to-imm.ll | 6 +- llvm/test/CodeGen/AMDGPU/rcp-pattern.ll | 10 +- llvm/test/CodeGen/AMDGPU/rcp_iflag.ll | 6 +- llvm/test/CodeGen/AMDGPU/ret_jump.ll | 23 +- llvm/test/CodeGen/AMDGPU/rsq.ll | 32 +- llvm/test/CodeGen/AMDGPU/saddo.ll | 4 +- llvm/test/CodeGen/AMDGPU/salu-to-valu.ll | 5 +- .../schedule-regpressure-limit-clustering.ll | 36 + llvm/test/CodeGen/AMDGPU/scratch-simple.ll | 12 +- llvm/test/CodeGen/AMDGPU/sdiv64.ll | 1164 +++ llvm/test/CodeGen/AMDGPU/sdivrem64.ll | 171 - llvm/test/CodeGen/AMDGPU/sdivrem64.r600.ll | 129 + .../CodeGen/AMDGPU/select-fabs-fneg-extract.ll | 4 +- llvm/test/CodeGen/AMDGPU/select.f16.ll | 135 +- llvm/test/CodeGen/AMDGPU/shl.ll | 4 +- llvm/test/CodeGen/AMDGPU/shl.v2i16.ll | 8 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll | 2 - .../si-lower-control-flow-unreachable-block.ll | 10 +- llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir | 2 +- .../CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll | 10 +- llvm/test/CodeGen/AMDGPU/sign_extend.ll | 2 +- .../CodeGen/AMDGPU/skip-branch-taildup-ret.mir | 2 +- llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll | 7 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 13 +- llvm/test/CodeGen/AMDGPU/sminmax.v2i16.ll | 8 +- llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll | 2 +- llvm/test/CodeGen/AMDGPU/srem64.ll | 1231 +++ .../stack-pointer-offset-relative-frameindex.ll | 3 +- llvm/test/CodeGen/AMDGPU/store-weird-sizes.ll | 2 +- .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 5 +- llvm/test/CodeGen/AMDGPU/tail-dup-bundle.mir | 38 + llvm/test/CodeGen/AMDGPU/udiv64.ll | 1201 +++ llvm/test/CodeGen/AMDGPU/udivrem64.ll | 184 - llvm/test/CodeGen/AMDGPU/udivrem64.r600.ll | 136 + .../AMDGPU/uniform-branch-intrinsic-cond.ll | 5 +- llvm/test/CodeGen/AMDGPU/uniform-cfg.ll | 2 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 2 - llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll | 17 + llvm/test/CodeGen/AMDGPU/urem64.ll | 978 ++ llvm/test/CodeGen/AMDGPU/v_mac_f16.ll | 8 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 10 +- llvm/test/CodeGen/AMDGPU/valu-i1.ll | 41 +- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 220 +- llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll | 152 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 7 +- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 4 +- llvm/test/CodeGen/AMDGPU/wait.ll | 10 +- llvm/test/CodeGen/AMDGPU/wave32.ll | 24 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 144 +- llvm/test/CodeGen/ARM/debug-info-arg.ll | 2 +- llvm/test/CodeGen/ARM/disable-fp-elim.ll | 12 +- llvm/test/CodeGen/ARM/emutls.ll | 2 + llvm/test/CodeGen/ARM/fp-intrinsics.ll | 562 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 180 + llvm/test/CodeGen/ARM/machine-sink-multidef.ll | 56 - llvm/test/CodeGen/ARM/sadd_sat.ll | 1 - llvm/test/CodeGen/ARM/shift_minsize.ll | 8 +- llvm/test/CodeGen/ARM/uxt_rot.ll | 129 +- llvm/test/CodeGen/ARM/vdup.ll | 8 +- .../ARM/vecreduce-fadd-legalization-soft-float.ll | 63 - .../ARM/vecreduce-fadd-legalization-strict.ll | 166 - .../ARM/vecreduce-fmul-legalization-strict.ll | 166 - llvm/test/CodeGen/ARM/vext.ll | 66 +- llvm/test/CodeGen/ARM/vpadd.ll | 18 +- llvm/test/CodeGen/ARM/vuzp.ll | 11 +- llvm/test/CodeGen/BPF/BTF/pruning-const.ll | 120 - llvm/test/CodeGen/BPF/BTF/pruning-typedef.ll | 128 - llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll | 156 - llvm/test/CodeGen/BPF/CORE/store-addr.ll | 107 - llvm/test/CodeGen/BPF/optnone-1.ll | 52 - llvm/test/CodeGen/BPF/rodata_5.ll | 50 - llvm/test/CodeGen/Hexagon/df-min-max.ll | 67 + .../CodeGen/Hexagon/disable-const64-tinycore.ll | 91 + llvm/test/CodeGen/Hexagon/disable-const64.ll | 33 + llvm/test/CodeGen/Hexagon/feature-compound.ll | 21 + llvm/test/CodeGen/Hexagon/fminmax-v67.ll | 45 + llvm/test/CodeGen/Hexagon/fmul-v67.ll | 52 + llvm/test/CodeGen/Hexagon/intrinsics-v67.ll | 285 + llvm/test/CodeGen/Hexagon/swp-sigma.ll | 3 +- llvm/test/CodeGen/Hexagon/tc_duplex.ll | 27 + llvm/test/CodeGen/Hexagon/tc_duplex_asm.ll | 22 + llvm/test/CodeGen/Hexagon/tc_sched.ll | 82 + llvm/test/CodeGen/Hexagon/tc_sched1.ll | 32 + llvm/test/CodeGen/Hexagon/tiny_bkfir_artdeps.ll | 131 + llvm/test/CodeGen/Hexagon/tiny_bkfir_loop_align.ll | 134 + llvm/test/CodeGen/Hexagon/tinycore.ll | 51 + llvm/test/CodeGen/Hexagon/vacopy.ll | 39 + llvm/test/CodeGen/Hexagon/vararg-deallocate-sp.ll | 13 + llvm/test/CodeGen/Hexagon/vararg-linux-abi.ll | 93 + llvm/test/CodeGen/Hexagon/vararg.ll | 97 + llvm/test/CodeGen/Hexagon/vararg_align_check.ll | 186 + llvm/test/CodeGen/Hexagon/vararg_double_onstack.ll | 214 + llvm/test/CodeGen/Hexagon/vararg_named.ll | 211 + .../Mips/GlobalISel/instruction-select/ctlz.mir | 24 + .../Mips/GlobalISel/irtranslator/var_arg.ll | 8 +- .../CodeGen/Mips/GlobalISel/legalizer/ctlz.mir | 57 + .../CodeGen/Mips/GlobalISel/legalizer/ctpop.mir | 102 + .../CodeGen/Mips/GlobalISel/legalizer/cttz.mir | 175 + llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctlz.ll | 34 + llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctpop.ll | 79 + llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/cttz.ll | 116 + .../CodeGen/Mips/GlobalISel/regbankselect/ctlz.mir | 23 + llvm/test/CodeGen/Mips/uitofp.ll | 22 +- llvm/test/CodeGen/NVPTX/fast-math.ll | 2 +- llvm/test/CodeGen/NVPTX/math-intrins.ll | 2 +- llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 2 +- .../CodeGen/PowerPC/2008-10-31-PPCF128Libcalls.ll | 44 - llvm/test/CodeGen/PowerPC/constant-combines.ll | 8 +- llvm/test/CodeGen/PowerPC/debuginfo-stackarg.ll | 2 +- llvm/test/CodeGen/PowerPC/fma-combine.ll | 101 - llvm/test/CodeGen/PowerPC/future-check-features.ll | 19 + .../CodeGen/PowerPC/inlineasm-output-template.ll | 13 +- llvm/test/CodeGen/PowerPC/kernel-fp-round.ll | 44 - llvm/test/CodeGen/PowerPC/pr43976.ll | 59 - llvm/test/CodeGen/PowerPC/pr45186.ll | 132 - llvm/test/CodeGen/PowerPC/pr45297.ll | 22 - llvm/test/CodeGen/PowerPC/pr45301.ll | 58 - llvm/test/CodeGen/PowerPC/pr45432.ll | 52 - llvm/test/CodeGen/PowerPC/pr45709.ll | 58 - llvm/test/CodeGen/PowerPC/saturating-intrinsics.ll | 135 + llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | 88 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 142 +- llvm/test/CodeGen/PowerPC/vsx-word-splats.ll | 26 +- llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll | 10 - llvm/test/CodeGen/RISCV/inline-asm.ll | 10 +- llvm/test/CodeGen/RISCV/interrupt-attr-callee.ll | 70 - llvm/test/CodeGen/RISCV/rv64i-single-softfloat.ll | 124 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 134 +- llvm/test/CodeGen/RISCV/vararg.ll | 8 +- llvm/test/CodeGen/SystemZ/branch-08.ll | 2 +- llvm/test/CodeGen/SystemZ/int-cmp-02.ll | 2 +- llvm/test/CodeGen/SystemZ/multiselect-02.mir | 43 - .../CodeGen/Thumb2/LowOverheadLoops/add_reduce.mir | 6 +- .../Thumb2/LowOverheadLoops/clear-maskedinsts.ll | 145 + .../CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir | 4 +- .../cond-vector-reduce-mve-codegen.ll | 103 +- .../Thumb2/LowOverheadLoops/disjoint-vcmp.mir | 95 +- .../Thumb2/LowOverheadLoops/dont-ignore-vctp.mir | 164 + .../LowOverheadLoops/dont-remove-loop-update.mir | 94 +- .../LowOverheadLoops/dont-remove-loop-update2.mir | 135 +- .../LowOverheadLoops/dont-remove-loop-update3.mir | 173 - .../LowOverheadLoops/end-positive-offset.mir | 12 +- .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 48 +- .../Thumb2/LowOverheadLoops/incorrect-sub-16.mir | 165 + .../Thumb2/LowOverheadLoops/incorrect-sub-32.mir | 173 + .../Thumb2/LowOverheadLoops/incorrect-sub-8.mir | 166 + .../Thumb2/LowOverheadLoops/inloop-vpnot-1.mir | 6 +- .../Thumb2/LowOverheadLoops/inloop-vpnot-2.mir | 8 +- .../Thumb2/LowOverheadLoops/inloop-vpnot-3.mir | 8 +- .../Thumb2/LowOverheadLoops/inloop-vpsel-1.mir | 6 +- .../Thumb2/LowOverheadLoops/inloop-vpsel-2.mir | 6 +- .../CodeGen/Thumb2/LowOverheadLoops/loop-guards.ll | 22 +- .../Thumb2/LowOverheadLoops/matrix-debug.mir | 358 + .../CodeGen/Thumb2/LowOverheadLoops/matrix.mir | 539 ++ .../Thumb2/LowOverheadLoops/mov-after-dls.mir | 6 +- .../Thumb2/LowOverheadLoops/mov-lr-terminator.mir | 9 +- .../LowOverheadLoops/move-def-before-start.mir | 9 +- .../LowOverheadLoops/move-start-after-def.mir | 9 +- .../Thumb2/LowOverheadLoops/multiple-do-loops.mir | 982 +++ .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 634 +- .../Thumb2/LowOverheadLoops/mve-tail-data-types.ll | 419 +- .../Thumb2/LowOverheadLoops/remove-elem-moves.mir | 323 + .../Thumb2/LowOverheadLoops/revert-while.mir | 6 +- .../Thumb2/LowOverheadLoops/safe-def-no-mov.mir | 8 +- .../CodeGen/Thumb2/LowOverheadLoops/size-limit.mir | 4 +- .../Thumb2/LowOverheadLoops/tail-pred-const.ll | 329 + .../LowOverheadLoops/unrolled-and-vector.mir | 533 ++ .../LowOverheadLoops/unsafe-cpsr-loop-use.mir | 9 +- .../Thumb2/LowOverheadLoops/unsafe-use-after.mir | 55 +- .../Thumb2/LowOverheadLoops/vctp-in-vpt-2.mir | 70 +- .../Thumb2/LowOverheadLoops/vctp-in-vpt.mir | 60 +- .../CodeGen/Thumb2/LowOverheadLoops/vctp-subi3.mir | 159 + .../CodeGen/Thumb2/LowOverheadLoops/vctp-subri.mir | 158 + .../Thumb2/LowOverheadLoops/vctp-subri12.mir | 158 + .../LowOverheadLoops/vector-arith-codegen.ll | 50 +- .../LowOverheadLoops/vector-reduce-mve-tail.ll | 8 +- .../Thumb2/LowOverheadLoops/vmaxmin_vpred_r.mir | 11 +- .../Thumb2/LowOverheadLoops/vmldava_in_vpt.mir | 11 +- .../test/CodeGen/Thumb2/LowOverheadLoops/while.mir | 8 +- .../test/CodeGen/Thumb2/LowOverheadLoops/wlstp.mir | 26 +- .../CodeGen/Thumb2/mve-gather-ind16-unscaled.ll | 140 +- .../test/CodeGen/Thumb2/mve-gather-ind32-scaled.ll | 180 +- .../CodeGen/Thumb2/mve-gather-ind32-unscaled.ll | 350 +- llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll | 53 +- llvm/test/CodeGen/Thumb2/mve-gather-scatter-opt.ll | 55 +- .../CodeGen/Thumb2/mve-intrinsics/bitwise-imm.ll | 365 + .../Thumb2/mve-intrinsics/scatter-gather.ll | 40 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vld24.ll | 91 + llvm/test/CodeGen/Thumb2/mve-intrinsics/vldr.ll | 12 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vmaxaq.ll | 98 + .../test/CodeGen/Thumb2/mve-intrinsics/vmaxnmaq.ll | 70 + llvm/test/CodeGen/Thumb2/mve-intrinsics/vminaq.ll | 98 + .../test/CodeGen/Thumb2/mve-intrinsics/vminnmaq.ll | 70 + llvm/test/CodeGen/Thumb2/mve-multivec-spill.ll | 11 +- .../CodeGen/Thumb2/mve-scatter-ind16-scaled.ll | 181 + .../CodeGen/Thumb2/mve-scatter-ind16-unscaled.ll | 460 + .../CodeGen/Thumb2/mve-scatter-ind32-scaled.ll | 240 + .../CodeGen/Thumb2/mve-scatter-ind32-unscaled.ll | 419 + .../CodeGen/Thumb2/mve-scatter-ind8-unscaled.ll | 540 ++ llvm/test/CodeGen/Thumb2/mve-scatter-ptrs.ll | 633 ++ llvm/test/CodeGen/Thumb2/mve-shifts-scalar.ll | 66 +- llvm/test/CodeGen/Thumb2/mve-vaddv.ll | 76 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll | 2264 ----- llvm/test/CodeGen/Thumb2/mve-vld2-post.ll | 168 + llvm/test/CodeGen/Thumb2/mve-vld2.ll | 78 +- llvm/test/CodeGen/Thumb2/mve-vld4-post.ll | 272 + llvm/test/CodeGen/Thumb2/mve-vld4.ll | 412 +- llvm/test/CodeGen/Thumb2/mve-vldst4.ll | 278 +- llvm/test/CodeGen/Thumb2/mve-vmla.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-vst2-post.ll | 165 + llvm/test/CodeGen/Thumb2/mve-vst2.ll | 58 +- llvm/test/CodeGen/Thumb2/mve-vst4-post.ll | 250 + llvm/test/CodeGen/Thumb2/mve-vst4.ll | 208 +- llvm/test/CodeGen/VE/addition.ll | 179 + llvm/test/CodeGen/VE/bitcast.ll | 43 + llvm/test/CodeGen/VE/branch1.ll | 290 + llvm/test/CodeGen/VE/call.ll | 124 + llvm/test/CodeGen/VE/callee.ll | 41 + llvm/test/CodeGen/VE/callstruct.ll | 46 + llvm/test/CodeGen/VE/cast.ll | 1328 +++ llvm/test/CodeGen/VE/constants.ll | 355 + llvm/test/CodeGen/VE/div.ll | 175 + llvm/test/CodeGen/VE/fp_add.ll | 63 + llvm/test/CodeGen/VE/fp_div.ll | 63 + llvm/test/CodeGen/VE/fp_mul.ll | 63 + llvm/test/CodeGen/VE/fp_sub.ll | 63 + llvm/test/CodeGen/VE/fp_to_int.ll | 200 + llvm/test/CodeGen/VE/int_to_fp.ll | 203 + llvm/test/CodeGen/VE/left_shift.ll | 172 + llvm/test/CodeGen/VE/load-align1.ll | 153 + llvm/test/CodeGen/VE/load-align2.ll | 153 + llvm/test/CodeGen/VE/load-align4.ll | 153 + llvm/test/CodeGen/VE/load-align8.ll | 153 + llvm/test/CodeGen/VE/load.ll | 193 + llvm/test/CodeGen/VE/load_gv.ll | 86 + llvm/test/CodeGen/VE/max.ll | 199 + llvm/test/CodeGen/VE/min.ll | 199 + llvm/test/CodeGen/VE/multiply.ll | 175 + llvm/test/CodeGen/VE/rem.ll | 207 + llvm/test/CodeGen/VE/right_shift.ll | 178 + llvm/test/CodeGen/VE/select.ll | 57 + llvm/test/CodeGen/VE/selectccf32.ll | 217 + llvm/test/CodeGen/VE/selectccf32c.ll | 116 + llvm/test/CodeGen/VE/selectccf32i.ll | 241 + llvm/test/CodeGen/VE/selectccf64.ll | 189 + llvm/test/CodeGen/VE/selectccf64c.ll | 102 + llvm/test/CodeGen/VE/selectccf64i.ll | 201 + llvm/test/CodeGen/VE/selectcci32.ll | 197 + llvm/test/CodeGen/VE/selectcci32c.ll | 116 + llvm/test/CodeGen/VE/selectcci32i.ll | 211 + llvm/test/CodeGen/VE/selectcci64.ll | 169 + llvm/test/CodeGen/VE/selectcci64c.ll | 102 + llvm/test/CodeGen/VE/selectcci64i.ll | 183 + llvm/test/CodeGen/VE/setccf32.ll | 187 + llvm/test/CodeGen/VE/setccf32i.ll | 211 + llvm/test/CodeGen/VE/setccf64.ll | 187 + llvm/test/CodeGen/VE/setccf64i.ll | 199 + llvm/test/CodeGen/VE/setcci32.ll | 121 + llvm/test/CodeGen/VE/setcci32i.ll | 131 + llvm/test/CodeGen/VE/setcci64.ll | 121 + llvm/test/CodeGen/VE/setcci64i.ll | 131 + llvm/test/CodeGen/VE/simple_prologue_epilogue.ll | 63 + llvm/test/CodeGen/VE/store-align1.ll | 153 + llvm/test/CodeGen/VE/store-align2.ll | 153 + llvm/test/CodeGen/VE/store-align4.ll | 153 + llvm/test/CodeGen/VE/store-align8.ll | 153 + llvm/test/CodeGen/VE/store.ll | 160 + llvm/test/CodeGen/VE/store_gv.ll | 87 + llvm/test/CodeGen/VE/subtraction.ll | 177 + llvm/test/CodeGen/WebAssembly/debugtest-opt.ll | 72 + llvm/test/CodeGen/WebAssembly/multi-return.ll | 117 +- llvm/test/CodeGen/WebAssembly/multivalue.ll | 130 +- llvm/test/CodeGen/WebAssembly/reference-types.ll | 14 + llvm/test/CodeGen/WebAssembly/target-features.ll | 61 +- llvm/test/CodeGen/X86/2011-10-19-LegelizeLoad.ll | 20 +- llvm/test/CodeGen/X86/GlobalISel/add-ext.ll | 58 +- llvm/test/CodeGen/X86/GlobalISel/ptr-add.ll | 14 +- llvm/test/CodeGen/X86/GlobalISel/select-copy.mir | 6 +- llvm/test/CodeGen/X86/GlobalISel/select-ext.mir | 29 +- .../CodeGen/X86/GlobalISel/shl-scalar-widening.ll | 4 +- .../CodeGen/X86/GlobalISel/x86-select-sdiv.mir | 18 +- .../x86_64-irtranslator-struct-return.ll | 38 +- .../CodeGen/X86/GlobalISel/x86_64-select-zext.mir | 6 +- llvm/test/CodeGen/X86/O0-pipeline.ll | 6 +- llvm/test/CodeGen/X86/O3-pipeline.ll | 9 +- .../X86/align-branch-boundary-suppressions-tls.ll | 30 + llvm/test/CodeGen/X86/asm-modifier2.ll | 53 - llvm/test/CodeGen/X86/avx-vperm2x128.ll | 17 +- llvm/test/CodeGen/X86/bitcast-setcc-256.ll | 2 - llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 213 +- llvm/test/CodeGen/X86/branchfolding-ehpad.mir | 28 - llvm/test/CodeGen/X86/catchpad-lifetime.ll | 79 +- .../test/CodeGen/X86/const-shift-of-constmasked.ll | 4 +- llvm/test/CodeGen/X86/constant-combines.ll | 3 +- .../test/CodeGen/X86/constrained-fp80-trunc-ext.ll | 4 + llvm/test/CodeGen/X86/dbg-value-func-arg.ll | 12 +- llvm/test/CodeGen/X86/emutls.ll | 4 + llvm/test/CodeGen/X86/extractelement-fp.ll | 41 +- llvm/test/CodeGen/X86/finite-libcalls.ll | 36 +- llvm/test/CodeGen/X86/flt-rounds.ll | 36 + llvm/test/CodeGen/X86/fold-add-pcrel.ll | 41 + llvm/test/CodeGen/X86/fp-elim.ll | 29 +- llvm/test/CodeGen/X86/fp-intrinsics-fma.ll | 1023 ++- llvm/test/CodeGen/X86/fp-intrinsics.ll | 81 + llvm/test/CodeGen/X86/fp-strict-libcalls-msvc32.ll | 18 + llvm/test/CodeGen/X86/fp-strict-scalar-cmp.ll | 190 + llvm/test/CodeGen/X86/fp-strict-scalar-fptoint.ll | 33 + llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 61 + llvm/test/CodeGen/X86/fp-strict-scalar-round.ll | 20 + llvm/test/CodeGen/X86/fp-strict-scalar.ll | 32 + llvm/test/CodeGen/X86/fp128-cast-strict.ll | 10 + llvm/test/CodeGen/X86/fp80-strict-scalar-cmp.ll | 56 + llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 61 + .../X86/indirect-branch-tracking-cm-lager.ll | 36 - .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 - llvm/test/CodeGen/X86/inline-asm-bad-modifier.ll | 4 +- llvm/test/CodeGen/X86/insertelement-duplicates.ll | 20 +- llvm/test/CodeGen/X86/known-signbits-vector.ll | 232 + llvm/test/CodeGen/X86/lifetime-alias.ll | 10 +- llvm/test/CodeGen/X86/linux-preemption.ll | 17 +- llvm/test/CodeGen/X86/load-combine-dbg.ll | 2 +- .../test/CodeGen/X86/lvi-hardening-gadget-graph.ll | 129 - llvm/test/CodeGen/X86/lvi-hardening-indirectbr.ll | 281 - llvm/test/CodeGen/X86/lvi-hardening-loads.ll | 144 - llvm/test/CodeGen/X86/lvi-hardening-ret.ll | 72 - llvm/test/CodeGen/X86/masked_load.ll | 2 - llvm/test/CodeGen/X86/masked_store.ll | 172 + llvm/test/CodeGen/X86/materialize.ll | 20 - llvm/test/CodeGen/X86/memcpy-inline.ll | 34 + llvm/test/CodeGen/X86/movmsk-cmp.ll | 4 - llvm/test/CodeGen/X86/oddshuffles.ll | 68 +- llvm/test/CodeGen/X86/oddsubvector.ll | 94 +- .../CodeGen/X86/patchable-function-entry-ibt.ll | 68 +- llvm/test/CodeGen/X86/pr31956.ll | 5 +- llvm/test/CodeGen/X86/pr40631_deadstore_elision.ll | 3 +- llvm/test/CodeGen/X86/pr44812.ll | 24 - llvm/test/CodeGen/X86/pr45443.ll | 21 - llvm/test/CodeGen/X86/rotate_vec.ll | 128 +- llvm/test/CodeGen/X86/sar_fold64.ll | 127 +- llvm/test/CodeGen/X86/scalar-int-to-fp.ll | 176 +- llvm/test/CodeGen/X86/scalar_widen_div.ll | 20 +- llvm/test/CodeGen/X86/sdiv_fix.ll | 52 +- llvm/test/CodeGen/X86/sink-local-value.ll | 36 - llvm/test/CodeGen/X86/sse41.ll | 10 +- llvm/test/CodeGen/X86/stores-merging.ll | 25 +- llvm/test/CodeGen/X86/v8i1-masks.ll | 774 +- llvm/test/CodeGen/X86/vec-libcalls.ll | 14 +- llvm/test/CodeGen/X86/vec-strict-128.ll | 6 + llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 42 + llvm/test/CodeGen/X86/vec-strict-fptoint-256.ll | 30 + llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll | 18 + llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 12 + llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 61 +- llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 32 +- llvm/test/CodeGen/X86/vec_insert-5.ll | 24 +- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 282 +- llvm/test/CodeGen/X86/vec_round.ll | 30 - llvm/test/CodeGen/X86/vec_shift5.ll | 32 +- .../X86/vector-constrained-fp-intrinsics.ll | 41 +- llvm/test/CodeGen/X86/vector-idiv-v2i32.ll | 36 +- llvm/test/CodeGen/X86/vector-interleave.ll | 26 +- llvm/test/CodeGen/X86/vector-sext.ll | 4 +- llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll | 100 + llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 49 + llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 57 +- llvm/test/CodeGen/X86/vector-shuffle-512-v16.ll | 11 + llvm/test/CodeGen/X86/x86-interleaved-access.ll | 114 +- .../test/CodeGen/X86/xray-ignore-loop-detection.ll | 19 + llvm/test/CodeGen/X86/xray-loop-detection.ll | 2 +- .../X86/xray-partial-instrumentation-skip-entry.ll | 50 + .../X86/xray-partial-instrumentation-skip-exit.ll | 49 + llvm/test/DebugInfo/AArch64/pr40709.ll | 51 + .../AArch64/unretained-declaration-subprogram.ll | 44 + llvm/test/DebugInfo/ARM/PR16736.ll | 2 +- llvm/test/DebugInfo/ARM/float-stack-arg.ll | 2 +- llvm/test/DebugInfo/COFF/enum-co.ll | 4 +- llvm/test/DebugInfo/COFF/pieces.ll | 6 +- .../Generic/global-sra-struct-zero-length.ll | 69 - .../MIR/AArch64/dbgcall-site-orr-moves.mir | 9 +- .../DebugInfo/MIR/ARM/subregister-full-piece.mir | 47 + .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 184 + .../MIR/X86/dbgcall-site-interpretation.mir | 4 + .../MIR/X86/dbgcall-site-partial-describe.mir | 82 + .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 93 + .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 7 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 18 +- .../MIR/X86/entry-value-of-modified-param.mir | 1 - .../livedebugvalues-ignores-metaInstructions.mir | 64 + llvm/test/DebugInfo/PDB/annotation.test | 2 +- llvm/test/DebugInfo/PDB/obj-globalhash.test | 4 +- llvm/test/DebugInfo/PDB/using-namespace.test | 2 +- llvm/test/DebugInfo/X86/DIModule.ll | 10 +- llvm/test/DebugInfo/X86/DIModuleContext.ll | 2 +- llvm/test/DebugInfo/X86/DW_OP_call_ref_ver2.s | 42 + llvm/test/DebugInfo/X86/clang-module.ll | 4 +- llvm/test/DebugInfo/X86/dbg-addr-dse.ll | 10 +- llvm/test/DebugInfo/X86/dbg-addr.ll | 2 +- llvm/test/DebugInfo/X86/debug-info-auto-return.ll | 70 + llvm/test/DebugInfo/X86/debug_addr.ll | 11 +- llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s | 86 + llvm/test/DebugInfo/X86/dwarfdump-debug-names.s | 2 - llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s | 26 + llvm/test/DebugInfo/X86/fission-call-site.ll | 68 + llvm/test/DebugInfo/X86/live-debug-variables.ll | 2 +- llvm/test/DebugInfo/X86/live-debug-vars-dse.mir | 16 +- .../DebugInfo/X86/lto-cross-cu-call-origin-ref.ll | 211 + llvm/test/DebugInfo/X86/op_deref.ll | 14 +- llvm/test/DebugInfo/X86/parameters.ll | 10 +- llvm/test/DebugInfo/X86/safestack-byval.ll | 4 +- llvm/test/DebugInfo/X86/spill-indirect-nrvo.ll | 2 +- llvm/test/DebugInfo/X86/spill-nontrivial-param.ll | 2 +- llvm/test/DebugInfo/X86/split-dwarf-sysroot.ll | 34 + llvm/test/DebugInfo/X86/stack-arg-deref.ll | 85 + llvm/test/DebugInfo/X86/vla.ll | 18 +- llvm/test/DebugInfo/invalid-relocations.test | 2 +- llvm/test/DebugInfo/precomp.test | 4 +- llvm/test/DebugInfo/symbolize-build-id-error.test | 23 + llvm/test/DebugInfo/symbolize-paths.s | 72 + llvm/test/FileCheck/line-count.txt | 23 +- .../test/FileCheck/numeric-defines-diagnostics.txt | 16 +- llvm/test/FileCheck/numeric-defines.txt | 81 +- llvm/test/FileCheck/numeric-expression.txt | 215 +- llvm/test/FileCheck/string-defines-diagnostics.txt | 8 +- .../Instrumentation/HWAddressSanitizer/globals.ll | 4 +- .../InstrProfiling/runtime-counter-relocation.ll | 25 + llvm/test/LTO/Resolution/X86/dead-strip-fulllto.ll | 16 +- llvm/test/Linker/Inputs/module-max-warn.ll | 3 - llvm/test/Linker/module-max-warn.ll | 12 - llvm/test/MC/AArch64/directives-case_insensitive.s | 46 + llvm/test/MC/AArch64/ete-sysregs.s | 8 +- llvm/test/MC/AArch64/trace-regs.s | 4 +- llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 2 +- llvm/test/MC/AMDGPU/vop3.s | 3 + llvm/test/MC/ARM/Windows/invalid-relocation.s | 1 + llvm/test/MC/ARM/pcrel-global.s | 23 - llvm/test/MC/ARM/preserve-comments-arm.s | 2 +- .../test/MC/AsmParser/directive_case_insensitive.s | 16 + llvm/test/MC/AsmParser/preserve-comments.s | 2 +- llvm/test/MC/Disassembler/AArch64/ete.txt | 2 +- llvm/test/MC/Disassembler/AArch64/trace-regs.txt | 2 +- llvm/test/MC/Disassembler/ARM/mve-lol.txt | 50 + .../MC/Disassembler/PowerPC/future-invalid.txt | 87 + llvm/test/MC/Disassembler/PowerPC/futureinsts.txt | 135 + .../MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt | 3 - llvm/test/MC/ELF/basic-elf-64.s | 62 + llvm/test/MC/Hexagon/J2_trap1_dep.s | 6 +- .../MC/Hexagon/PacketRules/restrict_slot1_aok.s | 9 + llvm/test/MC/Hexagon/audio.s | 27 + llvm/test/MC/Hexagon/cmpyrw.s | 3 + llvm/test/MC/Hexagon/extensions/v67_hvx.s | 2810 ++++++ llvm/test/MC/Hexagon/extensions/v67t_audio.s | 108 + llvm/test/MC/Hexagon/smallcore_dis.s | 12 + llvm/test/MC/Hexagon/v67.s | 4 + llvm/test/MC/Hexagon/v67_all.s | 10 + llvm/test/MC/Hexagon/v67t_align.s | 15 + llvm/test/MC/Hexagon/v67t_arch.s | 10 + llvm/test/MC/Hexagon/v67t_option.s | 15 + llvm/test/MC/MachO/ARM/bad-darwin-ARM-reloc.s | 1 + llvm/test/MC/PowerPC/future-errors.s | 71 + llvm/test/MC/PowerPC/future.s | 227 + llvm/test/MC/PowerPC/ppc64-encoding-vmx.s | 3 - llvm/test/MC/WebAssembly/debug-info.ll | 28 +- llvm/test/MC/WebAssembly/debug-localvar.ll | 113 + llvm/test/MC/WebAssembly/dwarfdump.ll | 5 +- .../Object/AArch64/yaml2obj-elf-aarch64-rel.yaml | 2 +- llvm/test/Object/AMDGPU/elf-header-flags-mach.yaml | 68 +- .../Object/AMDGPU/elf-header-flags-sram-ecc.yaml | 6 +- .../test/Object/AMDGPU/elf-header-flags-xnack.yaml | 4 +- llvm/test/Object/AMDGPU/elf-header-osabi.yaml | 6 +- llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +- llvm/test/Object/AMDGPU/elf64-relocs.yaml | 2 +- llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +- llvm/test/Object/Inputs/elf-versioning-test.i386 | Bin 4832 -> 0 bytes llvm/test/Object/Inputs/elf-versioning-test.x86_64 | Bin 5200 -> 0 bytes llvm/test/Object/Inputs/elfver.S | 31 - llvm/test/Object/Inputs/elfver.script | 10 - .../no-section-header-string-table.elf-x86-64 | Bin 1024 -> 0 bytes llvm/test/Object/Inputs/no-section-table.so | Bin 2544 -> 0 bytes llvm/test/Object/Lanai/yaml2obj-elf-lanai-rel.yaml | 2 +- llvm/test/Object/Mips/abi-flags.yaml | 2 +- llvm/test/Object/Mips/elf-mips64-rel.yaml | 2 +- llvm/test/Object/RISCV/elf-flags.yaml | 2 +- .../objdump-disassembly-inline-relocations.test | 4 +- llvm/test/Object/X86/objdump-trivial-object.test | 4 +- llvm/test/Object/X86/yaml-elf-x86-rel-broken.yaml | 2 +- llvm/test/Object/X86/yaml2obj-elf-x86-rel.yaml | 2 +- llvm/test/Object/archive-format.test | 2 +- llvm/test/Object/archive-symtab.test | 4 +- llvm/test/Object/nm-error.test | 2 +- llvm/test/Object/nm-shared-object.test | 2 +- llvm/test/Object/nm-trivial-object.test | 8 +- .../Object/no-section-header-string-table.test | 10 - llvm/test/Object/no-section-table.test | 36 - llvm/test/Object/obj2yaml.test | 2 +- llvm/test/Object/objdump-relocations.test | 4 +- llvm/test/Object/objdump-section-content.test | 2 +- llvm/test/Object/objdump-sectionheaders.test | 2 +- llvm/test/Object/objdump-symbol-table.test | 2 +- llvm/test/Object/readobj-absent.test | 10 - llvm/test/Object/readobj-elf-versioning.test | 46 - llvm/test/Object/readobj-shared-object.test | 183 +- llvm/test/Object/wasm-invalid-file.yaml | 4 +- llvm/test/ObjectYAML/CodeView/sections.yaml | 2 +- llvm/test/ObjectYAML/MachO/DWARF-debug_abbrev.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-debug_str.yaml | 12 - llvm/test/ObjectYAML/MachO/DWARF-pubsections.yaml | 12 - .../MachO/DWARF2-AddrSize8-FormValues.yaml | 12 - .../test/ObjectYAML/MachO/DWARF5-abbrevValues.yaml | 12 - llvm/test/ObjectYAML/MachO/section_data.yaml | 4 +- .../new-pm-thinlto-prelink-pgo-defaults.proftext | 0 ...prof => new-pm-thinlto-samplepgo-defaults.prof} | 0 llvm/test/Other/lint.ll | 11 + llvm/test/Other/new-pm-pgo.ll | 5 + .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 280 + .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 261 + .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 257 + .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 215 + llvm/test/Other/opt-O2-pipeline.ll | 18 +- llvm/test/Other/opt-O3-pipeline.ll | 18 +- llvm/test/Other/opt-Os-pipeline.ll | 18 +- llvm/test/Other/opt-override-frame-pointer.ll | 50 + llvm/test/Other/opt-override-mcpu-mattr.ll | 4 +- llvm/test/Other/pass-pipelines.ll | 1 - .../TableGen/GlobalISelEmitter-input-discard.td | 32 + llvm/test/TableGen/GlobalISelEmitterSubreg.td | 47 + llvm/test/ThinLTO/X86/Inputs/dot-dumper.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/import-constant.ll | 15 + .../ThinLTO/X86/Inputs/import-ro-constant-bar.ll | 10 + .../ThinLTO/X86/Inputs/import-ro-constant-foo.ll | 5 + llvm/test/ThinLTO/X86/cache-typeid-resolutions.ll | 10 +- llvm/test/ThinLTO/X86/cfi-devirt.ll | 3 + llvm/test/ThinLTO/X86/devirt-after-icp.ll | 2 + llvm/test/ThinLTO/X86/devirt.ll | 4 + llvm/test/ThinLTO/X86/devirt2.ll | 5 + llvm/test/ThinLTO/X86/devirt_alias.ll | 1 + .../ThinLTO/X86/devirt_available_externally.ll | 1 + .../X86/devirt_external_comdat_same_guid.ll | 1 + llvm/test/ThinLTO/X86/devirt_promote.ll | 1 + llvm/test/ThinLTO/X86/devirt_promote_legacy.ll | 1 + llvm/test/ThinLTO/X86/devirt_single_hybrid.ll | 1 + llvm/test/ThinLTO/X86/devirt_vcall_vis_hidden.ll | 143 + llvm/test/ThinLTO/X86/devirt_vcall_vis_public.ll | 215 + llvm/test/ThinLTO/X86/dot-dumper.ll | 2 +- llvm/test/ThinLTO/X86/empty-module.ll | 3 +- llvm/test/ThinLTO/X86/import-constant.ll | 47 + llvm/test/ThinLTO/X86/import-ro-constant.ll | 34 + llvm/test/ThinLTO/X86/load-store-caching.ll | 2 +- llvm/test/ThinLTO/X86/referenced_by_constant.ll | 15 +- llvm/test/ThinLTO/X86/strong_non_prevailing.ll | 3 +- .../ArgumentPromotion/2008-02-01-ReturnAttrs.ll | 9 +- .../ArgumentPromotion/2008-07-02-array-indexing.ll | 6 +- .../Attributor/ArgumentPromotion/X86/attributes.ll | 9 +- .../X86/min-legal-vector-width.ll | 54 +- .../Attributor/ArgumentPromotion/alignment.ll | 32 + .../Attributor/ArgumentPromotion/attrs.ll | 20 +- .../Attributor/ArgumentPromotion/basictest.ll | 21 +- .../Attributor/ArgumentPromotion/byval-2.ll | 20 +- .../Attributor/ArgumentPromotion/byval.ll | 30 +- .../Attributor/ArgumentPromotion/control-flow2.ll | 9 +- .../Attributor/ArgumentPromotion/fp80.ll | 17 +- .../Attributor/ArgumentPromotion/inalloca.ll | 17 +- .../Attributor/ArgumentPromotion/profile.ll | 9 +- .../Attributor/ArgumentPromotion/tail.ll | 17 +- .../Attributor/ArgumentPromotion/variadic.ll | 2 +- .../IPConstantProp/2009-09-24-byval-ptr.ll | 83 +- .../Attributor/IPConstantProp/PR16052.ll | 2 +- .../Attributor/IPConstantProp/pthreads.ll | 14 +- llvm/test/Transforms/Attributor/align.ll | 125 +- llvm/test/Transforms/Attributor/callbacks.ll | 124 +- .../Transforms/Attributor/dereferenceable-1.ll | 2 +- .../test/Transforms/Attributor/internal-noalias.ll | 35 +- llvm/test/Transforms/Attributor/misc.ll | 8 +- llvm/test/Transforms/Attributor/noalias.ll | 24 +- llvm/test/Transforms/Attributor/nocapture-1.ll | 16 +- llvm/test/Transforms/Attributor/nocapture-2.ll | 2 +- llvm/test/Transforms/Attributor/nonnull.ll | 14 +- llvm/test/Transforms/Attributor/range.ll | 79 +- llvm/test/Transforms/Attributor/readattrs.ll | 22 +- llvm/test/Transforms/Attributor/value-simplify.ll | 14 +- .../Transforms/CodeExtractor/extract-assume.ll | 4 +- .../CodeGenPrepare/PowerPC/lit.local.cfg | 2 - .../PowerPC/split-store-alignment.ll | 111 - .../CodeGenPrepare/X86/split-store-alignment.ll | 74 - llvm/test/Transforms/ConstProp/fma.ll | 4 +- llvm/test/Transforms/Coroutines/no-suspend.ll | 52 - .../merge-range-and-undef.ll | 299 - .../Transforms/CorrelatedValuePropagation/udiv.ll | 2 +- .../Transforms/CorrelatedValuePropagation/urem.ll | 2 +- .../test/Transforms/DeadStoreElimination/simple.ll | 4 +- llvm/test/Transforms/EarlyCSE/commute.ll | 85 +- llvm/test/Transforms/GVN/PRE/load-pre-align.ll | 1 + llvm/test/Transforms/GVN/PRE/local-pre.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-basic-add.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-gep-load.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-load.ll | 1 + llvm/test/Transforms/GVN/PRE/pre-single-pred.ll | 1 + .../GlobalDCE/virtual-functions-base-call.ll | 3 + .../virtual-functions-base-pointer-call.ll | 3 + .../GlobalDCE/virtual-functions-derived-call.ll | 3 + .../virtual-functions-derived-pointer-call.ll | 3 + .../GlobalDCE/virtual-functions-novfe.ll | 59 + .../virtual-functions-visibility-post-lto.ll | 3 +- .../virtual-functions-visibility-pre-lto.ll | 3 +- .../test/Transforms/GlobalDCE/virtual-functions.ll | 3 + llvm/test/Transforms/GlobalDCE/vtable-rtti.ll | 3 +- llvm/test/Transforms/GlobalSplit/basic.ll | 8 +- .../HotColdSplit/assumption-cache-invalidation.ll | 2 +- .../Transforms/HotColdSplit/split-out-dbg-label.ll | 55 + .../HotColdSplit/stale-assume-in-original-func.ll | 38 + .../Transforms/HotColdSplit/transfer-debug-info.ll | 77 + .../HotColdSplit/update-split-loop-metadata.ll | 58 + .../Transforms/IndVarSimplify/dont-recompute.ll | 137 +- llvm/test/Transforms/IndVarSimplify/lftr-reuse.ll | 2 + .../IndVarSimplify/loop-invariant-conditions.ll | 315 +- .../IndVarSimplify/lrev-existing-umin.ll | 61 +- llvm/test/Transforms/IndVarSimplify/pr28705.ll | 65 + llvm/test/Transforms/IndVarSimplify/pr45835.ll | 38 - .../IndVarSimplify/preserve-memoryssa.ll | 21 + .../Transforms/IndVarSimplify/widen-loop-comp.ll | 302 +- .../InstCombine/AMDGPU/amdgcn-intrinsics.ll | 80 +- .../Transforms/InstCombine/NVPTX/nvvm-intrins.ll | 4 +- llvm/test/Transforms/InstCombine/abs-1.ll | 18 - llvm/test/Transforms/InstCombine/assume.ll | 16 +- ...ern-between-negative-and-positive-thresholds.ll | 52 +- ...-pattern-between-zero-and-positive-threshold.ll | 52 +- llvm/test/Transforms/InstCombine/cast-select.ll | 4 +- llvm/test/Transforms/InstCombine/demorgan.ll | 102 +- llvm/test/Transforms/InstCombine/div.ll | 5 +- llvm/test/Transforms/InstCombine/fneg.ll | 126 + llvm/test/Transforms/InstCombine/fsub.ll | 28 +- .../Transforms/InstCombine/gep-inbounds-null.ll | 4 +- llvm/test/Transforms/InstCombine/getelementptr.ll | 8 +- llvm/test/Transforms/InstCombine/icmp-add.ll | 42 + llvm/test/Transforms/InstCombine/icmp-sub.ll | 42 + llvm/test/Transforms/InstCombine/icmp-vec.ll | 84 + llvm/test/Transforms/InstCombine/intptr8.ll | 77 - llvm/test/Transforms/InstCombine/load.ll | 8 +- llvm/test/Transforms/InstCombine/logical-select.ll | 4 +- .../Transforms/InstCombine/malloc-free-delete.ll | 2 +- .../Transforms/InstCombine/masked_intrinsics.ll | 2 +- llvm/test/Transforms/InstCombine/max-of-nots.ll | 26 +- llvm/test/Transforms/InstCombine/minmax-fold.ll | 186 +- llvm/test/Transforms/InstCombine/or.ll | 10 +- llvm/test/Transforms/InstCombine/pr25342.ll | 68 +- llvm/test/Transforms/InstCombine/pr38915.ll | 2 +- llvm/test/Transforms/InstCombine/pr44245.ll | 3 +- llvm/test/Transforms/InstCombine/pr44541.ll | 25 - llvm/test/Transforms/InstCombine/pr44835.ll | 29 - llvm/test/Transforms/InstCombine/select-cmp-br.ll | 8 +- .../Transforms/InstCombine/select-imm-canon.ll | 4 +- llvm/test/Transforms/InstCombine/select-pr39595.ll | 2 +- llvm/test/Transforms/InstCombine/select.ll | 24 +- llvm/test/Transforms/InstCombine/shift-add.ll | 61 +- .../shift-amount-reassociation-in-bittest.ll | 20 - .../InstCombine/shift-amount-reassociation.ll | 18 - .../InstCombine/sub-ashr-and-to-icmp-select.ll | 20 +- .../InstCombine/sub-ashr-or-to-icmp-select.ll | 20 +- llvm/test/Transforms/InstCombine/sub-gep.ll | 8 +- llvm/test/Transforms/InstCombine/sub-minmax.ll | 12 +- llvm/test/Transforms/InstCombine/sub.ll | 230 +- llvm/test/Transforms/InstCombine/trunc.ll | 8 +- llvm/test/Transforms/InstCombine/vec_sext.ll | 8 +- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 135 + llvm/test/Transforms/InstCombine/xor.ll | 14 +- llvm/test/Transforms/InstSimplify/fp-nan.ll | 4 +- llvm/test/Transforms/InstSimplify/select.ll | 19 +- llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 - llvm/test/Transforms/JumpThreading/pr33605.ll | 2 +- llvm/test/Transforms/LCSSA/pr44320.ll | 55 + llvm/test/Transforms/LICM/callbr-crash.ll | 18 - llvm/test/Transforms/LICM/hoist-alloca.ll | 168 + .../Transforms/LoopFusion/diagnostics_missed.ll | 36 +- llvm/test/Transforms/LoopFusion/guarded.ll | 56 + llvm/test/Transforms/LoopFusion/simple.ll | 85 + .../LoopPredication/unswitch-exit-loop.ll | 55 + .../Transforms/LoopRotate/multiple-deopt-exits.ll | 165 + llvm/test/Transforms/LoopUnroll/opt-levels.ll | 47 + .../LoopUnroll/partial-unroll-dead-instructions.ll | 42 + .../LoopUnroll/peel-loop-conditions-pgo-1.ll | 2 +- .../LoopUnroll/peel-loop-pgo-deopt-idom-2.ll | 2 +- .../LoopUnroll/peel-loop-pgo-deopt-idom.ll | 2 +- .../Transforms/LoopUnroll/peel-loop-pgo-deopt.ll | 2 +- llvm/test/Transforms/LoopUnroll/peel-loop-pgo.ll | 2 +- .../test/Transforms/LoopUnrollAndJam/opt-levels.ll | 61 + .../extractvalue-no-scalarization-required.ll | 3 + .../AArch64/nontemporal-load-store.ll | 259 + .../Transforms/LoopVectorize/ARM/mve-reduce.ll | 62 + llvm/test/Transforms/LoopVectorize/X86/assume.ll | 100 - .../LoopVectorize/X86/float-induction-x86.ll | 198 +- llvm/test/Transforms/LoopVectorize/assume.ll | 141 + .../Transforms/LoopVectorize/check-prof-info.ll | 96 + .../Transforms/LoopVectorize/reduction-order.ll | 41 + llvm/test/Transforms/LoopVectorize/tripcount.ll | 15 +- .../remarks-shared-subtrees.ll | 162 + .../Transforms/LowerMatrixIntrinsics/remarks.ll | 196 + llvm/test/Transforms/ObjCARC/nested.ll | 2 +- .../PGOProfile/counter_promo_exit_catchswitch.ll | 73 + .../PGOProfile/indirect_call_profile_funclet.ll | 68 + .../Transforms/PGOProfile/memop_profile_funclet.ll | 73 + .../Transforms/PhaseOrdering/min-max-abs-cse.ll | 114 - .../Transforms/Reassociate/fast-SubReassociate.ll | 12 +- llvm/test/Transforms/Reassociate/fast-basictest.ll | 8 +- llvm/test/Transforms/SCCP/float-phis.ll | 26 - llvm/test/Transforms/SCCP/int-phis.ll | 61 - llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 38 + llvm/test/Transforms/SCCP/range-and-ip.ll | 47 - llvm/test/Transforms/SCCP/range-and.ll | 395 - .../test/Transforms/SLPVectorizer/X86/lookahead.ll | 150 - llvm/test/Transforms/SROA/alignment.ll | 15 - .../Inputs/indirect-call.compact.afdo | Bin 533 -> 574 bytes .../SampleProfile/Inputs/indirect-call.prof | 5 + .../test/Transforms/SampleProfile/indirect-call.ll | 21 + .../SampleProfile/inline-callee-update.ll | 7 +- .../test-add-sub-separation.ll | 31 + .../Transforms/SimplifyCFG/callbr-destinations.ll | 28 - .../Transforms/SimplifyCFG/empty-cleanuppad.ll | 49 + .../StructurizeCFG/rebuild-ssa-infinite-loop.ll | 7 +- .../WholeProgramDevirt/Inputs/devirt-bad-index.ll | 4 + .../Inputs/devirt-single-impl2-index.ll | 14 + .../WholeProgramDevirt/bad-read-from-vtable.ll | 2 +- .../WholeProgramDevirt/branch-funnel-threshold.ll | 6 +- .../Transforms/WholeProgramDevirt/branch-funnel.ll | 8 +- .../Transforms/WholeProgramDevirt/constant-arg.ll | 4 +- .../WholeProgramDevirt/devirt-single-impl-check.ll | 2 +- .../WholeProgramDevirt/devirt-single-impl.ll | 2 +- .../WholeProgramDevirt/devirt-single-impl2.ll | 45 + .../Transforms/WholeProgramDevirt/expand-check.ll | 2 +- .../WholeProgramDevirt/export-nothing.ll | 2 +- .../WholeProgramDevirt/export-single-impl.ll | 2 +- .../WholeProgramDevirt/export-uniform-ret-val.ll | 2 +- .../WholeProgramDevirt/export-unique-ret-val.ll | 2 +- .../export-unsuccessful-checked.ll | 2 +- .../Transforms/WholeProgramDevirt/export-vcp.ll | 4 +- .../WholeProgramDevirt/non-constant-vtable.ll | 2 +- .../WholeProgramDevirt/pointer-vtable.ll | 2 +- .../Transforms/WholeProgramDevirt/soa-vtable.ll | 2 +- .../Transforms/WholeProgramDevirt/struct-vtable.ll | 2 +- .../WholeProgramDevirt/uniform-retval-invoke.ll | 2 +- .../WholeProgramDevirt/uniform-retval.ll | 2 +- .../Transforms/WholeProgramDevirt/unique-retval.ll | 2 +- .../WholeProgramDevirt/vcp-accesses-memory.ll | 4 +- .../test/Transforms/WholeProgramDevirt/vcp-decl.ll | 2 +- .../Transforms/WholeProgramDevirt/vcp-no-this.ll | 2 +- .../WholeProgramDevirt/vcp-non-constant-arg.ll | 2 +- .../WholeProgramDevirt/vcp-too-wide-ints.ll | 2 +- .../WholeProgramDevirt/vcp-type-mismatch.ll | 2 +- .../Transforms/WholeProgramDevirt/vcp-uses-this.ll | 2 +- .../WholeProgramDevirt/virtual-const-prop-begin.ll | 2 +- .../WholeProgramDevirt/virtual-const-prop-check.ll | 2 +- .../WholeProgramDevirt/virtual-const-prop-end.ll | 2 +- .../Transforms/WholeProgramDevirt/vtable-decl.ll | 2 +- llvm/test/Verifier/AMDGPU/intrinsic-immarg.ll | 18 +- llvm/test/Verifier/intrinsic-immarg.ll | 17 + llvm/test/Verifier/memcpy-inline.ll | 9 + llvm/test/lit.cfg.py | 21 +- llvm/test/lit.site.cfg.py.in | 2 +- .../tools/dsymutil/X86/Inputs/call-site-entry.c | 25 + .../X86/Inputs/call-site-entry.macho.x86_64 | Bin 0 -> 4552 bytes .../X86/Inputs/call-site-entry.macho.x86_64.o | Bin 0 -> 2096 bytes .../dsymutil/X86/call-site-entry-linking.test | 4 + .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 148 + llvm/test/tools/gold/X86/thinlto.ll | 3 +- llvm/test/tools/llc/aix-pic-setting.ll | 9 + llvm/test/tools/llvm-ar/quick-append.test | 18 +- .../test/tools/llvm-cov/export_functions-lcov.test | 8 + .../X86/Inputs/debug_line_malformed.s | 144 +- llvm/test/tools/llvm-dwarfdump/X86/debug-line.s | 2 +- .../tools/llvm-dwarfdump/X86/debug_aranges-error.s | 21 + .../llvm-dwarfdump/X86/debug_line_invalid.test | 83 +- .../tools/llvm-dwarfdump/X86/dw_op_regval_type.s | 185 + llvm/test/tools/llvm-dwarfdump/X86/statistics.ll | 59 +- .../X86/stats-mulitple-cu-out-of-line.ll | 92 + .../X86/stats-multiple-cu-members.ll | 61 + .../X86/stats-multiple-cu-same-name.ll | 89 + .../tools/llvm-elfabi/binary-read-add-soname.test | 2 +- llvm/test/tools/llvm-elfabi/binary-read-arch.test | 2 +- .../tools/llvm-elfabi/binary-read-bad-soname.test | 2 +- .../tools/llvm-elfabi/binary-read-bad-vaddr.test | 2 +- .../binary-read-neededlibs-bad-offset.test | 2 +- .../tools/llvm-elfabi/binary-read-no-dt-strsz.test | 2 +- .../llvm-elfabi/binary-read-no-dt-strtab.test | 2 +- .../tools/llvm-elfabi/binary-read-no-dynamic.test | 2 +- .../llvm-elfabi/binary-read-replace-soname.test | 2 +- .../llvm-elfabi/binary-read-soname-no-null.test | 2 +- .../test/tools/llvm-elfabi/binary-read-soname.test | 2 +- .../tools/llvm-exegesis/X86/latency-LEA64_32r.s | 16 + .../llvm-lipo/archs-macho-binary-unknown.test | 2 +- llvm/test/tools/llvm-lipo/archs-macho-binary.test | 2 +- .../llvm-lipo/archs-universal-binary-arm.test | 2 +- .../llvm-lipo/archs-universal-binary-unknown.test | 2 +- .../llvm-lipo/archs-universal-binary-x86.test | 2 +- llvm/test/tools/llvm-lipo/create-arch.test | 4 +- .../test/tools/llvm-lipo/create-archive-input.test | 6 +- .../tools/llvm-lipo/create-compute-alignment.test | 6 +- .../tools/llvm-lipo/create-default-alignment.test | 10 +- llvm/test/tools/llvm-lipo/create-executable.test | 4 +- .../test/tools/llvm-lipo/create-invalid-input.test | 4 +- llvm/test/tools/llvm-lipo/extract.test | 4 +- llvm/test/tools/llvm-lipo/info-invalid.test | 2 +- llvm/test/tools/llvm-lipo/info.test | 6 +- .../tools/llvm-lipo/replace-invalid-input.test | 6 +- .../tools/llvm-lipo/replace-universal-binary.test | 8 +- .../tools/llvm-lipo/segalign-invalid-input.test | 4 +- llvm/test/tools/llvm-lipo/segalign.test | 10 +- .../thin-executable-universal-binary.test | 2 +- llvm/test/tools/llvm-lipo/thin-macho-binary.test | 2 +- .../tools/llvm-lipo/thin-universal-binary.test | 6 +- .../tools/llvm-lipo/verify-arch-macho-binary.test | 2 +- .../llvm-lipo/verify-arch-universal-binary.test | 2 +- .../test/tools/llvm-mca/X86/BdVer2/resources-lea.s | 542 +- .../X86/BdVer2/vbroadcast-operand-latency.s | 22 +- .../tools/llvm-mca/X86/Generic/resources-clzero.s | 4 +- .../tools/llvm-mca/X86/Znver1/resources-clzero.s | 4 +- .../llvm-mca/X86/Znver2/partial-reg-update-2.s | 1 + .../llvm-mca/X86/Znver2/partial-reg-update-3.s | 7 +- .../llvm-mca/X86/Znver2/partial-reg-update-4.s | 11 +- .../llvm-mca/X86/Znver2/partial-reg-update-5.s | 10 +- .../llvm-mca/X86/Znver2/partial-reg-update-6.s | 30 +- .../llvm-mca/X86/Znver2/partial-reg-update-7.s | 1 + .../tools/llvm-mca/X86/Znver2/partial-reg-update.s | 1 + .../test/tools/llvm-mca/X86/Znver2/resources-adx.s | 17 +- .../test/tools/llvm-mca/X86/Znver2/resources-aes.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-avx2.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-clzero.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-cmov.s | 98 +- .../test/tools/llvm-mca/X86/Znver2/resources-fma.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-fsgsbase.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-lzcnt.s | 2 +- .../test/tools/llvm-mca/X86/Znver2/resources-mmx.s | 98 +- .../tools/llvm-mca/X86/Znver2/resources-mwaitx.s | 6 +- .../tools/llvm-mca/X86/Znver2/resources-popcnt.s | 12 +- .../test/tools/llvm-mca/X86/Znver2/resources-sha.s | 12 +- .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 130 +- .../tools/llvm-mca/X86/Znver2/resources-sse2.s | 268 +- .../tools/llvm-mca/X86/Znver2/resources-sse3.s | 10 +- .../tools/llvm-mca/X86/Znver2/resources-sse41.s | 92 +- .../tools/llvm-mca/X86/Znver2/resources-sse42.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-sse4a.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-ssse3.s | 40 +- .../tools/llvm-mca/X86/Znver2/resources-x86_32.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 20 +- .../test/tools/llvm-mca/X86/Znver2/resources-x87.s | 130 +- llvm/test/tools/llvm-mca/X86/bextr-read-after-ld.s | 12 + llvm/test/tools/llvm-mca/X86/bzhi-read-after-ld.s | 10 + llvm/test/tools/llvm-mca/X86/read-after-ld-1.s | 4 +- llvm/test/tools/llvm-mca/X86/read-after-ld-2.s | 83 +- .../tools/llvm-mca/X86/scheduler-queue-usage.s | 7 +- .../test/tools/llvm-mca/X86/sqrt-rsqrt-rcp-memop.s | 40 +- .../llvm-mca/X86/variable-blend-read-after-ld-2.s | 1 - llvm/test/tools/llvm-ml/basic.test | 4 + llvm/test/tools/llvm-ml/run.test | 3 + llvm/test/tools/llvm-nm/AArch64/special-syms.test | 2 +- .../llvm-nm/X86/nm-no-symbols-local-only.yaml | 15 + llvm/test/tools/llvm-nm/X86/nm-no-symbols.test | 9 +- llvm/test/tools/llvm-nm/X86/portability.test | 2 +- llvm/test/tools/llvm-nm/debug-syms.test | 2 +- llvm/test/tools/llvm-nm/format-sysv-layout.test | 2 +- llvm/test/tools/llvm-nm/format-sysv-section.test | 4 +- llvm/test/tools/llvm-nm/format-sysv-type.test | 2 +- llvm/test/tools/llvm-nm/no-sort.test | 2 +- llvm/test/tools/llvm-nm/numeric-sort.test | 2 +- llvm/test/tools/llvm-nm/undefined-only.test | 2 +- .../tools/llvm-objcopy/COFF/add-gnu-debuglink.test | 2 +- llvm/test/tools/llvm-objcopy/COFF/add-section.test | 4 +- llvm/test/tools/llvm-objcopy/COFF/basic-copy.test | 10 +- llvm/test/tools/llvm-objcopy/COFF/discard-all.test | 2 +- .../tools/llvm-objcopy/COFF/only-keep-debug.test | 2 +- .../test/tools/llvm-objcopy/COFF/only-section.test | 2 +- .../tools/llvm-objcopy/COFF/patch-debug-dir.test | 2 +- .../tools/llvm-objcopy/COFF/remove-section.test | 2 +- .../tools/llvm-objcopy/COFF/set-section-flags.test | 82 + llvm/test/tools/llvm-objcopy/COFF/strip-all.test | 2 +- llvm/test/tools/llvm-objcopy/COFF/strip-debug.test | 2 +- .../llvm-objcopy/COFF/strip-reloc-symbol.test | 2 +- .../test/tools/llvm-objcopy/COFF/strip-symbol.test | 2 +- .../tools/llvm-objcopy/COFF/strip-unneeded.test | 2 +- .../tools/llvm-objcopy/COFF/weak-external.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/abs-symbol.test | 2 +- .../tools/llvm-objcopy/ELF/add-gnu-debuglink.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/add-note.test | 2 +- .../tools/llvm-objcopy/ELF/add-section-remove.test | 2 +- .../llvm-objcopy/ELF/add-section-special.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/add-section.test | 2 +- .../test/tools/llvm-objcopy/ELF/armexidx-link.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/bad-build-id.test | 2 +- .../tools/llvm-objcopy/ELF/bad-output-format.test | 2 +- .../tools/llvm-objcopy/ELF/basic-archive-copy.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/basic-copy.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/basic-keep.test | 2 +- .../tools/llvm-objcopy/ELF/basic-only-section.test | 2 +- .../tools/llvm-objcopy/ELF/basic-relocations.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 59 +- .../tools/llvm-objcopy/ELF/build-id-link-dir.test | 2 +- .../tools/llvm-objcopy/ELF/cannot-delete-dest.test | 2 +- .../test/tools/llvm-objcopy/ELF/common-symbol.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/copy-osabi.test | 2 +- .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 2 +- .../ELF/cross-arch-sections-symbols.test | 2 +- .../llvm-objcopy/ELF/deterministic-archive.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/discard-all.test | 2 +- .../tools/llvm-objcopy/ELF/discard-locals-rel.test | 2 +- .../tools/llvm-objcopy/ELF/discard-locals.test | 2 +- .../ELF/discard-mix-local-and-all.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/dump-section.test | 2 +- .../llvm-objcopy/ELF/dynamic-relocations.test | 2 +- .../ELF/dynrelocsec-remove-shinfo-reference.test | 2 +- .../ELF/dynrelocsec-remove-shlink-reference.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/dynstr.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/elf32be.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/elf32le.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/elf64be.test | 2 +- .../test/tools/llvm-objcopy/ELF/empty-section.test | 2 +- .../llvm-objcopy/ELF/explicit-keep-remove.test | 2 +- .../ELF/explicit-only-section-remove.test | 2 +- .../llvm-objcopy/ELF/fail-no-output-directory.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/globalize.test | 2 +- .../llvm-objcopy/ELF/group-addr-misaligned.test | 2 +- .../tools/llvm-objcopy/ELF/group-big-endian.test | 2 +- .../test/tools/llvm-objcopy/ELF/group-reorder.test | 2 +- .../tools/llvm-objcopy/ELF/group-unchanged.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/group.test | 2 +- .../ELF/hexagon-unsupported-on-x86.test | 2 +- .../tools/llvm-objcopy/ELF/keep-file-symbols.test | 2 +- .../ELF/keep-global-symbols-mix-globalize.test | 2 +- .../llvm-objcopy/ELF/keep-global-symbols.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/keep-many.test | 2 +- .../tools/llvm-objcopy/ELF/keep-only-section.test | 2 +- .../ELF/keep-symbol-remove-section.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/keep-symbol.test | 2 +- .../tools/llvm-objcopy/ELF/localize-hidden.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/localize.test | 2 +- .../llvm-objcopy/ELF/no-build-id-no-notes.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/no-build-id.test | 2 +- .../llvm-objcopy/ELF/no-symbol-relocation.test | 4 +- llvm/test/tools/llvm-objcopy/ELF/null-symbol.test | 2 +- .../tools/llvm-objcopy/ELF/only-section-many.test | 2 +- .../ELF/only-section-remove-strtab.test | 2 +- .../ELF/only-section-strip-non-alloc.test | 2 +- .../ELF/prefix-alloc-sections-dynrelocsec.test | 2 +- .../llvm-objcopy/ELF/prefix-alloc-sections.test | 2 +- .../tools/llvm-objcopy/ELF/prefix-symbols.test | 2 +- .../tools/llvm-objcopy/ELF/redefine-symbol.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/regex.test | 2 +- .../ELF/reloc-error-remove-symtab.test | 2 +- .../tools/llvm-objcopy/ELF/reloc-no-symtab.test | 2 +- .../tools/llvm-objcopy/ELF/relocatable-phdr.test | 2 +- .../llvm-objcopy/ELF/remove-multiple-sections.test | 2 +- .../ELF/remove-section-with-symbol.test | 2 +- .../tools/llvm-objcopy/ELF/remove-section.test | 2 +- .../llvm-objcopy/ELF/remove-shstrtab-error.test | 2 +- .../test/tools/llvm-objcopy/ELF/remove-symtab.test | 2 +- .../rename-section-and-prefix-alloc-sections.test | 2 +- .../ELF/rename-section-flag-osproc-mask.test | 10 +- .../ELF/rename-section-flag-preserved.test | 8 +- .../llvm-objcopy/ELF/rename-section-flag.test | 9 +- .../llvm-objcopy/ELF/rename-section-multiple.test | 2 +- .../tools/llvm-objcopy/ELF/rename-section.test | 2 +- .../ELF/section-index-unsupported.test | 2 +- .../ELF/set-section-flags-and-rename.test | 2 +- .../ELF/set-section-flags-multiple.test | 2 +- .../tools/llvm-objcopy/ELF/set-section-flags.test | 10 +- .../tools/llvm-objcopy/ELF/shstrtab-optimize.test | 2 +- .../ELF/strip-all-and-keep-symbol.test | 2 +- .../llvm-objcopy/ELF/strip-all-and-remove.test | 2 +- .../test/tools/llvm-objcopy/ELF/strip-all-gnu.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/strip-all.test | 2 +- .../llvm-objcopy/ELF/strip-debug-and-remove.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/strip-debug.test | 2 +- .../tools/llvm-objcopy/ELF/strip-group-symbol.test | 2 +- .../llvm-objcopy/ELF/strip-multiple-files.test | 2 +- .../tools/llvm-objcopy/ELF/strip-non-alloc.test | 2 +- .../ELF/strip-preserve-arm-attributes.test | 2 +- .../llvm-objcopy/ELF/strip-preserve-atime.test | 10 +- .../llvm-objcopy/ELF/strip-preserve-mtime.test | 10 +- .../tools/llvm-objcopy/ELF/strip-reloc-symbol.test | 2 +- .../tools/llvm-objcopy/ELF/strip-section-err.test | 4 +- .../llvm-objcopy/ELF/strip-sections-keep.test | 2 +- .../ELF/strip-sections-only-section.test | 2 +- .../tools/llvm-objcopy/ELF/strip-sections.test | 2 +- .../ELF/strip-symbol-and-relocation.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/strip-symbol.test | 2 +- .../ELF/strip-unneeded-all-symbols.test | 2 +- .../ELF/strip-unneeded-remove-debug-keep-link.test | 2 +- .../tools/llvm-objcopy/ELF/strip-unneeded.test | 2 +- .../tools/llvm-objcopy/ELF/strtab-optimize.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/symbol-copy.test | 2 +- .../tools/llvm-objcopy/ELF/symbol-empty-name.test | 2 +- .../ELF/symtab-error-on-remove-strtab.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/symtab-link.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/weaken-all.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/weaken.test | 2 +- .../tools/llvm-objcopy/ELF/wildcard-flags.test | 2 +- .../tools/llvm-objcopy/ELF/wildcard-syntax.test | 4 +- .../MachO/basic-big-endian-32-copy.test | 2 +- .../MachO/basic-big-endian-64-copy.test | 2 +- .../llvm-objcopy/MachO/basic-executable-copy.test | 2 +- .../MachO/basic-little-endian-32-copy.test | 2 +- .../MachO/basic-little-endian-64-copy.test | 2 +- .../MachO/install-name-tool-add-rpath.test | 4 +- .../MachO/min-version-load-commands.test | 8 +- .../tools/llvm-objcopy/MachO/only-section.test | 2 +- .../tools/llvm-objcopy/MachO/remove-section.test | 2 +- llvm/test/tools/llvm-objcopy/MachO/strip-all.test | 4 +- llvm/test/tools/llvm-objcopy/redefine-symbols.test | 2 +- llvm/test/tools/llvm-objcopy/tool-name.test | 33 - .../llvm-objcopy/wasm/basic-archive-copy.test | 90 + llvm/test/tools/llvm-objcopy/wasm/basic-copy.test | 63 + llvm/test/tools/llvm-objdump/X86/adjust-vma.test | 2 +- .../llvm-objdump/X86/disassemble-demangle.test | 2 +- .../X86/disassemble-zeroes-relocations.test | 2 +- .../llvm-objdump/X86/elf-disassemble-bss.test | 4 +- .../llvm-objdump/X86/elf-disassemble-relocs.test | 2 +- .../tools/llvm-objdump/X86/output-ordering.test | 2 +- llvm/test/tools/llvm-objdump/X86/phdrs-lma.test | 2 +- llvm/test/tools/llvm-objdump/X86/phdrs-lma2.test | 2 +- .../elf-dynamic-section-machine-specific.test | 93 +- .../tools/llvm-objdump/elf-dynamic-section.test | 44 +- .../test/tools/llvm-objdump/file-headers-coff.test | 2 +- llvm/test/tools/llvm-objdump/file-headers-elf.test | 4 +- llvm/test/tools/llvm-objdump/file-headers-pe.test | 2 +- llvm/test/tools/llvm-objdump/full-contents.test | 2 +- .../tools/llvm-objdump/macho-bad-dysymtab.test | 2 +- .../tools/llvm-objdump/non-archive-object.test | 2 +- .../private-headers-no-dynamic-segment.test | 2 +- .../llvm-objdump/private-headers-no-dynamic.test | 2 +- llvm/test/tools/llvm-objdump/relocations-elf.test | 6 +- llvm/test/tools/llvm-objdump/symbol-table-elf.test | 2 +- llvm/test/tools/llvm-objdump/verdef-elf.test | 2 +- llvm/test/tools/llvm-objdump/verneed-elf.test | 2 +- .../tools/llvm-objdump/verneed-wrong-info.test | 2 +- .../warn-on-out-of-range-start-stop-address.test | 8 +- .../tools/llvm-profdata/text-format-errors.test | 2 +- .../llvm-readobj/COFF/unwind-arm64-image.yaml | 2 +- .../llvm-readobj/COFF/unwind-x86_64-image.yaml | 2 +- .../llvm-readobj/ELF/Inputs/elf-relr-relocs1.s | 5 - .../llvm-readobj/ELF/Inputs/elf-relr-relocs2.s | 5 - .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-i386 | Bin 1080 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc | Bin 1204 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc64 | Bin 1784 -> 0 bytes .../llvm-readobj/ELF/Inputs/gnuhash.so.elf-x86_64 | Bin 1616 -> 0 bytes .../llvm-readobj/ELF/Inputs/rpath.exe.elf-x86_64 | Bin 5632 -> 0 bytes llvm/test/tools/llvm-readobj/ELF/demangle.test | 2 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 69 +- .../ELF/dynamic-tags-machine-specific.test | 192 +- llvm/test/tools/llvm-readobj/ELF/dynamic-tags.test | 293 +- .../test/tools/llvm-readobj/ELF/gnu-note-size.test | 2 +- llvm/test/tools/llvm-readobj/ELF/gnu-notes.test | 10 +- llvm/test/tools/llvm-readobj/ELF/gnuhash.test | 153 +- llvm/test/tools/llvm-readobj/ELF/hash-table.test | 117 + llvm/test/tools/llvm-readobj/ELF/needed-libs.test | 94 + llvm/test/tools/llvm-readobj/ELF/note-amdgpu.test | 2 +- .../tools/llvm-readobj/ELF/note-core-ntfile.test | 2 +- llvm/test/tools/llvm-readobj/ELF/note-core.test | 2 +- .../ELF/reloc-symbol-with-versioning.test | 2 +- llvm/test/tools/llvm-readobj/ELF/relr-relocs.test | 53 +- llvm/test/tools/llvm-readobj/ELF/rpath.test | 4 - .../sections-no-section-header-string-table.test | 61 + llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 26 +- llvm/test/tools/llvm-readobj/ELF/string-dump.test | 2 +- llvm/test/tools/llvm-readobj/ELF/symbol-64bit.test | 2 +- .../tools/llvm-readobj/ELF/symbol-binding.test | 2 +- llvm/test/tools/llvm-readobj/ELF/symbol-shndx.test | 6 +- llvm/test/tools/llvm-readobj/ELF/symbol-types.test | 2 +- .../tools/llvm-readobj/ELF/symbol-visibility.test | 4 +- llvm/test/tools/llvm-readobj/ELF/symbols.test | 43 + llvm/test/tools/llvm-readobj/ELF/unwind.test | 2 +- llvm/test/tools/llvm-readobj/MachO/sections.test | 2 +- llvm/test/tools/llvm-size/elf-berkeley.test | 2 +- llvm/test/tools/llvm-size/elf-sysv.test | 2 +- llvm/test/tools/llvm-symbolizer/Inputs/discrim.c | 4 + llvm/test/tools/llvm-symbolizer/discriminator.test | 20 + llvm/test/tools/llvm-symbolizer/wasm-basic.s | 23 + .../AArch64/extract-instrmap-aarch64-mangled.test | 14 + .../obj2yaml/macho-DWARF-debug_aranges-error.yaml | 301 + llvm/test/tools/obj2yaml/relr-section.yaml | 102 + llvm/test/tools/obj2yaml/section-group.test | 4 +- .../tools/obj2yaml/special-symbol-indices.yaml | 2 +- llvm/test/tools/obj2yaml/symbol-type.yaml | 2 +- llvm/test/tools/sanstats/elf.test | 4 +- llvm/test/tools/yaml2obj/ELF/relr-section.yaml | 207 + llvm/test/tools/yaml2obj/ELF/symbol-name.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/symbol-stother.yaml | 4 +- llvm/tools/bugpoint/CMakeLists.txt | 3 +- llvm/tools/bugpoint/CrashDebugger.cpp | 11 +- llvm/tools/bugpoint/ExecutionDriver.cpp | 4 +- llvm/tools/bugpoint/Miscompilation.cpp | 30 +- llvm/tools/bugpoint/OptimizerDriver.cpp | 2 +- llvm/tools/bugpoint/ToolRunner.cpp | 4 +- llvm/tools/bugpoint/ToolRunner.h | 2 +- llvm/tools/bugpoint/bugpoint.cpp | 4 +- llvm/tools/dsymutil/BinaryHolder.cpp | 4 +- llvm/tools/dsymutil/CMakeLists.txt | 1 - llvm/tools/dsymutil/DebugMap.cpp | 5 +- llvm/tools/dsymutil/DebugMap.h | 6 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 3028 +------ llvm/tools/dsymutil/DwarfLinkerForBinary.h | 386 +- llvm/tools/dsymutil/DwarfStreamer.cpp | 4 + llvm/tools/dsymutil/LinkUtils.h | 8 +- llvm/tools/dsymutil/MachODebugMapParser.cpp | 11 +- llvm/tools/dsymutil/MachOUtils.cpp | 2 +- llvm/tools/dsymutil/MachOUtils.h | 2 +- llvm/tools/dsymutil/SymbolMap.cpp | 2 +- llvm/tools/dsymutil/dsymutil.cpp | 15 +- llvm/tools/gold/gold-plugin.cpp | 59 +- llvm/tools/llc/llc.cpp | 19 +- llvm/tools/lli/lli.cpp | 25 +- llvm/tools/llvm-ar/llvm-ar.cpp | 9 +- llvm/tools/llvm-c-test/debuginfo.c | 12 +- llvm/tools/llvm-cfi-verify/CMakeLists.txt | 1 - llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 11 +- llvm/tools/llvm-config/llvm-config.cpp | 30 +- llvm/tools/llvm-cov/CodeCoverage.cpp | 13 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 14 +- llvm/tools/llvm-cov/CoverageSummaryInfo.cpp | 2 +- llvm/tools/llvm-cov/SourceCoverageView.cpp | 4 +- llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 8 +- llvm/tools/llvm-cxxfilt/llvm-cxxfilt.cpp | 4 +- llvm/tools/llvm-dwarfdump/Statistics.cpp | 158 +- llvm/tools/llvm-elfabi/ELFObjHandler.cpp | 6 +- llvm/tools/llvm-exegesis/lib/AArch64/Target.cpp | 1 - llvm/tools/llvm-exegesis/lib/Analysis.cpp | 8 +- llvm/tools/llvm-exegesis/lib/BenchmarkRunner.cpp | 4 +- llvm/tools/llvm-exegesis/lib/CMakeLists.txt | 6 +- llvm/tools/llvm-exegesis/lib/Latency.cpp | 211 - llvm/tools/llvm-exegesis/lib/Latency.h | 48 - .../llvm-exegesis/lib/LatencyBenchmarkRunner.cpp | 56 + .../llvm-exegesis/lib/LatencyBenchmarkRunner.h | 35 + llvm/tools/llvm-exegesis/lib/Mips/Target.cpp | 54 +- .../llvm-exegesis/lib/ParallelSnippetGenerator.cpp | 222 + .../llvm-exegesis/lib/ParallelSnippetGenerator.h | 65 + llvm/tools/llvm-exegesis/lib/PowerPC/Target.cpp | 1 - llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp | 9 + llvm/tools/llvm-exegesis/lib/RegisterAliasing.h | 3 + .../llvm-exegesis/lib/SerialSnippetGenerator.cpp | 179 + .../llvm-exegesis/lib/SerialSnippetGenerator.h | 37 + llvm/tools/llvm-exegesis/lib/SnippetGenerator.cpp | 54 +- llvm/tools/llvm-exegesis/lib/SnippetGenerator.h | 6 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 42 +- llvm/tools/llvm-exegesis/lib/Target.h | 27 +- llvm/tools/llvm-exegesis/lib/Uops.cpp | 252 - llvm/tools/llvm-exegesis/lib/Uops.h | 79 - .../llvm-exegesis/lib/UopsBenchmarkRunner.cpp | 46 + llvm/tools/llvm-exegesis/lib/UopsBenchmarkRunner.h | 38 + llvm/tools/llvm-exegesis/lib/X86/Target.cpp | 159 +- llvm/tools/llvm-ifs/llvm-ifs.cpp | 2 +- llvm/tools/llvm-link/llvm-link.cpp | 2 +- llvm/tools/llvm-lipo/llvm-lipo.cpp | 7 +- llvm/tools/llvm-lto/llvm-lto.cpp | 4 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 15 +- llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 - .../llvm-mc-disassemble-fuzzer/CMakeLists.txt | 1 - llvm/tools/llvm-mc/CMakeLists.txt | 1 - llvm/tools/llvm-mc/llvm-mc.cpp | 2 +- llvm/tools/llvm-mca/CMakeLists.txt | 1 - llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/tools/llvm-ml/CMakeLists.txt | 14 + llvm/tools/llvm-ml/Disassembler.cpp | 203 + llvm/tools/llvm-ml/Disassembler.h | 37 + llvm/tools/llvm-ml/llvm-ml.cpp | 381 + llvm/tools/llvm-nm/llvm-nm.cpp | 58 +- llvm/tools/llvm-objcopy/CMakeLists.txt | 3 + llvm/tools/llvm-objcopy/COFF/COFFObjcopy.cpp | 52 +- llvm/tools/llvm-objcopy/CopyConfig.cpp | 5 +- llvm/tools/llvm-objcopy/CopyConfig.h | 3 +- llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 15 +- llvm/tools/llvm-objcopy/ELF/Object.cpp | 21 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 2 +- llvm/tools/llvm-objcopy/MachO/Object.h | 4 +- llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 30 +- llvm/tools/llvm-objcopy/wasm/Object.h | 39 + llvm/tools/llvm-objcopy/wasm/Reader.cpp | 33 + llvm/tools/llvm-objcopy/wasm/Reader.h | 31 + llvm/tools/llvm-objcopy/wasm/WasmObjcopy.cpp | 65 + llvm/tools/llvm-objcopy/wasm/WasmObjcopy.h | 31 + llvm/tools/llvm-objcopy/wasm/Writer.cpp | 78 + llvm/tools/llvm-objcopy/wasm/Writer.h | 50 + llvm/tools/llvm-objdump/CMakeLists.txt | 1 - llvm/tools/llvm-objdump/ELFDump.cpp | 11 +- llvm/tools/llvm-objdump/MachODump.cpp | 2 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 6 +- llvm/tools/llvm-opt-report/OptReport.cpp | 9 +- llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 4 +- llvm/tools/llvm-pdbutil/FormatUtil.cpp | 12 +- llvm/tools/llvm-pdbutil/MinimalSymbolDumper.cpp | 4 +- llvm/tools/llvm-pdbutil/MinimalTypeDumper.cpp | 5 +- llvm/tools/llvm-pdbutil/StreamUtil.cpp | 6 +- llvm/tools/llvm-pdbutil/llvm-pdbutil.cpp | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 25 +- llvm/tools/llvm-rc/llvm-rc.cpp | 2 +- llvm/tools/llvm-readobj/COFFDumper.cpp | 2 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 86 +- llvm/tools/llvm-readobj/ObjDumper.cpp | 4 +- llvm/tools/llvm-readobj/llvm-readobj.cpp | 5 +- llvm/tools/llvm-reduce/deltas/Delta.cpp | 2 +- llvm/tools/llvm-reduce/deltas/ReduceArguments.cpp | 2 +- llvm/tools/llvm-rtdyld/llvm-rtdyld.cpp | 6 +- llvm/tools/llvm-undname/llvm-undname.cpp | 6 +- llvm/tools/llvm-xray/xray-color-helper.cpp | 4 +- llvm/tools/llvm-xray/xray-extract.cpp | 10 +- llvm/tools/llvm-xray/xray-graph-diff.cpp | 12 +- llvm/tools/llvm-xray/xray-stacks.cpp | 9 +- llvm/tools/obj2yaml/dwarf2yaml.cpp | 14 +- llvm/tools/obj2yaml/elf2yaml.cpp | 4 +- llvm/tools/obj2yaml/macho2yaml.cpp | 14 +- llvm/tools/obj2yaml/obj2yaml.cpp | 2 +- llvm/tools/obj2yaml/obj2yaml.h | 4 +- llvm/tools/opt-viewer/opt-viewer.py | 23 +- llvm/tools/opt-viewer/optrecord.py | 3 +- llvm/tools/opt/CMakeLists.txt | 3 +- llvm/tools/opt/PassPrinters.cpp | 10 +- llvm/tools/opt/opt.cpp | 8 + llvm/tools/sancov/CMakeLists.txt | 1 - llvm/tools/sancov/sancov.cpp | 10 +- llvm/tools/vfabi-demangle-fuzzer/CMakeLists.txt | 2 + .../vfabi-demangler-fuzzer.cpp | 17 +- llvm/unittests/ADT/APFloatTest.cpp | 567 +- llvm/unittests/ADT/APIntTest.cpp | 61 +- llvm/unittests/ADT/CMakeLists.txt | 1 - llvm/unittests/ADT/FunctionRefTest.cpp | 2 +- llvm/unittests/ADT/MakeUniqueTest.cpp | 75 - llvm/unittests/ADT/PointerEmbeddedIntTest.cpp | 4 +- llvm/unittests/ADT/PointerIntPairTest.cpp | 32 +- llvm/unittests/ADT/SmallStringTest.cpp | 14 + llvm/unittests/ADT/StringRefTest.cpp | 10 + llvm/unittests/ADT/TripleTest.cpp | 4 +- llvm/unittests/Analysis/CGSCCPassManagerTest.cpp | 22 + llvm/unittests/Analysis/CMakeLists.txt | 1 + llvm/unittests/Analysis/LazyCallGraphTest.cpp | 22 +- llvm/unittests/Analysis/LoadsTest.cpp | 61 + llvm/unittests/Analysis/ValueLatticeTest.cpp | 17 - llvm/unittests/Analysis/VectorFunctionABITest.cpp | 248 +- llvm/unittests/CodeGen/GlobalISel/CSETest.cpp | 8 +- .../CodeGen/GlobalISel/ConstantFoldingTest.cpp | 114 +- llvm/unittests/CodeGen/GlobalISel/GISelMITest.h | 3 + .../unittests/CodeGen/GlobalISel/KnownBitsTest.cpp | 104 + .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 12 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 130 +- llvm/unittests/CodeGen/LowLevelTypeTest.cpp | 23 + .../DebugInfo/CodeView/RandomAccessVisitorTest.cpp | 1 + llvm/unittests/DebugInfo/DWARF/CMakeLists.txt | 1 + .../DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp | 192 + .../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 111 +- llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp | 10 +- .../Orc/LazyCallThroughAndReexportsTest.cpp | 10 +- .../ExecutionEngine/Orc/LegacyAPIInteropTest.cpp | 2 +- .../Orc/LegacyRTDyldObjectLinkingLayerTest.cpp | 2 +- .../ExecutionEngine/Orc/RemoteObjectLayerTest.cpp | 6 +- llvm/unittests/IR/ConstantsTest.cpp | 20 +- llvm/unittests/IR/MetadataTest.cpp | 32 +- llvm/unittests/IR/PassBuilderCallbacksTest.cpp | 6 +- llvm/unittests/IR/PassManagerTest.cpp | 14 + llvm/unittests/IR/PatternMatch.cpp | 74 + llvm/unittests/Passes/PluginsTest.cpp | 2 +- llvm/unittests/ProfileData/SampleProfTest.cpp | 3 +- llvm/unittests/Support/AlignmentTest.cpp | 1 - llvm/unittests/Support/BinaryStreamTest.cpp | 1 + llvm/unittests/Support/CRCTest.cpp | 20 - llvm/unittests/Support/CompressionTest.cpp | 2 +- .../Support/DynamicLibrary/DynamicLibraryTest.cpp | 2 +- llvm/unittests/Support/FileCheckTest.cpp | 868 +- llvm/unittests/Support/FileCollectorTest.cpp | 12 +- llvm/unittests/Support/FileUtilitiesTest.cpp | 5 +- llvm/unittests/Support/FormatVariadicTest.cpp | 4 +- llvm/unittests/Support/JSONTest.cpp | 2 +- llvm/unittests/Support/Path.cpp | 16 +- llvm/unittests/Support/SpecialCaseListTest.cpp | 2 +- llvm/unittests/Support/TargetParserTest.cpp | 9 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 47 +- llvm/unittests/Support/raw_ostream_test.cpp | 2 +- llvm/unittests/Target/AArch64/InstSizes.cpp | 5 +- llvm/unittests/Target/ARM/MachineInstrTest.cpp | 108 +- .../unittests/Target/PowerPC/AIXRelocModelTest.cpp | 39 + llvm/unittests/Target/PowerPC/CMakeLists.txt | 17 + llvm/unittests/TextAPI/TextStubV1Tests.cpp | 6 +- llvm/unittests/TextAPI/TextStubV2Tests.cpp | 54 +- llvm/unittests/TextAPI/TextStubV3Tests.cpp | 139 +- llvm/unittests/TextAPI/TextStubV4Tests.cpp | 12 +- llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 + .../Transforms/Utils/CodeExtractorTest.cpp | 2 +- .../Transforms/Utils/CodeMoverUtilsTest.cpp | 543 +- .../Transforms/Utils/LoopRotationUtilsTest.cpp | 166 + .../unittests/tools/llvm-cfi-verify/CMakeLists.txt | 1 - .../llvm-exegesis/Mips/BenchmarkResultTest.cpp | 15 +- .../tools/llvm-exegesis/Mips/CMakeLists.txt | 1 + .../llvm-exegesis/Mips/RegisterAliasingTest.cpp | 74 + .../llvm-exegesis/Mips/SnippetGeneratorTest.cpp | 66 +- .../tools/llvm-exegesis/Mips/TargetTest.cpp | 19 +- llvm/unittests/tools/llvm-exegesis/Mips/TestBase.h | 42 + .../tools/llvm-exegesis/PerfHelperTest.cpp | 4 +- .../llvm-exegesis/X86/SnippetGeneratorTest.cpp | 63 +- .../llvm-exegesis/X86/SnippetRepetitorTest.cpp | 5 +- .../tools/llvm-exegesis/X86/TargetTest.cpp | 7 + llvm/unittests/tools/llvm-exegesis/X86/TestBase.h | 2 +- llvm/utils/GetRepositoryPath | 27 - llvm/utils/TableGen/AsmMatcherEmitter.cpp | 39 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 44 +- llvm/utils/TableGen/CodeEmitterGen.cpp | 4 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 18 +- llvm/utils/TableGen/CodeGenDAGPatterns.h | 7 +- llvm/utils/TableGen/CodeGenHwModes.cpp | 2 +- llvm/utils/TableGen/CodeGenInstruction.cpp | 57 +- llvm/utils/TableGen/CodeGenMapTable.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 41 +- llvm/utils/TableGen/CodeGenRegisters.h | 3 + llvm/utils/TableGen/CodeGenSchedule.cpp | 6 +- llvm/utils/TableGen/CodeGenSchedule.h | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 17 +- llvm/utils/TableGen/DAGISelMatcherEmitter.cpp | 3 +- llvm/utils/TableGen/DAGISelMatcherGen.cpp | 2 +- llvm/utils/TableGen/DFAEmitter.cpp | 15 +- llvm/utils/TableGen/DFAEmitter.h | 2 +- llvm/utils/TableGen/DFAPacketizerEmitter.cpp | 12 +- llvm/utils/TableGen/DisassemblerEmitter.cpp | 8 +- llvm/utils/TableGen/ExegesisEmitter.cpp | 2 +- llvm/utils/TableGen/FastISelEmitter.cpp | 28 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 37 +- llvm/utils/TableGen/GICombinerEmitter.cpp | 3 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 155 +- llvm/utils/TableGen/InstrDocsEmitter.cpp | 2 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 11 +- llvm/utils/TableGen/OptParserEmitter.cpp | 7 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 8 +- llvm/utils/TableGen/RegisterInfoEmitter.cpp | 20 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 25 +- llvm/utils/TableGen/SequenceToOffsetTable.h | 100 +- llvm/utils/TableGen/SubtargetEmitter.cpp | 9 +- llvm/utils/TableGen/SubtargetFeatureInfo.cpp | 2 +- llvm/utils/TableGen/TableGen.cpp | 6 + llvm/utils/TableGen/X86RecognizableInstr.cpp | 10 +- llvm/utils/gdb-scripts/prettyprinters.py | 115 + llvm/utils/gn/build/BUILD.gn | 2 +- llvm/utils/gn/build/symlink_or_copy.gni | 4 +- llvm/utils/gn/build/toolchain/BUILD.gn | 48 +- llvm/utils/gn/build/write_cmake_config.gni | 8 +- llvm/utils/gn/build/write_cmake_config.py | 5 + llvm/utils/gn/build/write_vcsrevision.gni | 16 +- llvm/utils/gn/build/write_vcsrevision.py | 53 +- llvm/utils/gn/secondary/BUILD.gn | 48 +- .../clang-apply-replacements/BUILD.gn | 1 + .../clang-apply-replacements/tool/BUILD.gn | 1 + .../clang-change-namespace/BUILD.gn | 1 + .../clang-change-namespace/tool/BUILD.gn | 1 + .../clang-tools-extra/clang-doc/tool/BUILD.gn | 1 + .../find-all-symbols/tool/BUILD.gn | 1 + .../clang-include-fixer/plugin/BUILD.gn | 1 + .../clang-include-fixer/tool/BUILD.gn | 1 + .../clang-tools-extra/clang-move/tool/BUILD.gn | 1 + .../clang-tools-extra/clang-query/tool/BUILD.gn | 1 + .../clang-reorder-fields/BUILD.gn | 1 + .../clang-reorder-fields/tool/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 2 + .../clang-tools-extra/clang-tidy/cert/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/plugin/BUILD.gn | 1 + .../clang-tools-extra/clang-tidy/tool/BUILD.gn | 2 + .../clang-tools-extra/clang-tidy/utils/BUILD.gn | 1 + .../clangd/index/dex/dexp/BUILD.gn | 1 + .../clang-tools-extra/clangd/indexer/BUILD.gn | 1 + .../clang-tools-extra/clangd/test/BUILD.gn | 9 +- .../clang-tools-extra/clangd/tool/BUILD.gn | 1 + .../clangd/unittests/xpc/BUILD.gn | 1 + .../clang-tools-extra/clangd/xpc/BUILD.gn | 2 + .../clangd/xpc/framework/BUILD.gn | 65 +- .../clangd/xpc/test-client/BUILD.gn | 1 + .../gn/secondary/clang-tools-extra/test/BUILD.gn | 9 +- .../unittests/clang-apply-replacements/BUILD.gn | 1 + .../unittests/clang-change-namespace/BUILD.gn | 1 + .../clang-include-fixer/find-all-symbols/BUILD.gn | 1 + .../unittests/clang-move/BUILD.gn | 1 + .../secondary/clang/include/clang/Config/BUILD.gn | 2 +- llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 4 +- llvm/utils/gn/secondary/clang/lib/CrossTU/BUILD.gn | 1 + .../gn/secondary/clang/lib/FrontendTool/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 12 +- llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 1 + .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 2 + .../secondary/clang/lib/Tooling/ASTDiff/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/test/BUILD.gn | 13 +- .../gn/secondary/clang/tools/arcmt-test/BUILD.gn | 1 + .../gn/secondary/clang/tools/c-arcmt-test/BUILD.gn | 5 +- .../gn/secondary/clang/tools/clang-check/BUILD.gn | 1 + .../gn/secondary/clang/tools/clang-diff/BUILD.gn | 1 + .../clang/tools/clang-extdef-mapping/BUILD.gn | 1 + .../gn/secondary/clang/tools/clang-format/BUILD.gn | 1 + .../clang/tools/clang-import-test/BUILD.gn | 1 + .../clang/tools/clang-offload-bundler/BUILD.gn | 1 + .../clang/tools/clang-offload-wrapper/BUILD.gn | 1 + .../gn/secondary/clang/tools/clang-rename/BUILD.gn | 1 + .../secondary/clang/tools/clang-scan-deps/BUILD.gn | 1 + .../utils/gn/secondary/clang/tools/driver/BUILD.gn | 4 +- .../gn/secondary/clang/unittests/CrossTU/BUILD.gn | 1 + .../gn/secondary/clang/unittests/Index/BUILD.gn | 1 + .../clang/unittests/Serialization/BUILD.gn | 1 + .../gn/secondary/clang/unittests/libclang/BUILD.gn | 5 +- .../clang/unittests/libclang/CrashTests/BUILD.gn | 5 +- .../gn/secondary/clang/utils/hmaptool/BUILD.gn | 8 +- .../gn/secondary/compiler-rt/include/BUILD.gn | 4 +- .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 10 +- .../gn/secondary/compiler-rt/lib/cfi/BUILD.gn | 9 +- .../gn/secondary/compiler-rt/lib/hwasan/BUILD.gn | 25 +- .../compiler-rt/lib/interception/BUILD.gn | 4 +- .../gn/secondary/compiler-rt/lib/profile/BUILD.gn | 1 + .../compiler-rt/lib/sanitizer_common/BUILD.gn | 11 +- .../gn/secondary/compiler-rt/lib/scudo/BUILD.gn | 2 +- .../compiler-rt/lib/scudo/standalone/BUILD.gn | 2 + .../lib/scudo/standalone/benchmarks/BUILD.gn | 1 + .../lib/scudo/standalone/tests/BUILD.gn | 4 +- llvm/utils/gn/secondary/compiler-rt/test/BUILD.gn | 4 +- .../gn/secondary/compiler-rt/test/hwasan/BUILD.gn | 9 +- llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 28 +- llvm/utils/gn/secondary/libcxx/src/BUILD.gn | 19 +- llvm/utils/gn/secondary/libcxxabi/BUILD.gn | 4 +- llvm/utils/gn/secondary/libcxxabi/include/BUILD.gn | 4 +- llvm/utils/gn/secondary/libcxxabi/src/BUILD.gn | 9 +- llvm/utils/gn/secondary/libunwind/BUILD.gn | 4 +- llvm/utils/gn/secondary/libunwind/src/BUILD.gn | 34 +- llvm/utils/gn/secondary/lld/Common/BUILD.gn | 19 +- llvm/utils/gn/secondary/lld/MinGW/BUILD.gn | 1 + .../gn/secondary/lld/include/lld/Common/BUILD.gn | 10 +- llvm/utils/gn/secondary/lld/lib/Driver/BUILD.gn | 1 + .../gn/secondary/lld/lib/ReaderWriter/BUILD.gn | 1 + .../secondary/lld/lib/ReaderWriter/YAML/BUILD.gn | 1 + llvm/utils/gn/secondary/lld/test/BUILD.gn | 13 +- llvm/utils/gn/secondary/lld/tools/lld/BUILD.gn | 5 +- .../secondary/lld/unittests/DriverTests/BUILD.gn | 1 + .../gn/secondary/llvm/include/llvm/Config/BUILD.gn | 8 +- .../secondary/llvm/include/llvm/Support/BUILD.gn | 5 +- .../gn/secondary/llvm/lib/BinaryFormat/BUILD.gn | 4 +- .../secondary/llvm/lib/Bitstream/Reader/BUILD.gn | 5 +- llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 1 + .../gn/secondary/llvm/lib/DebugInfo/MSF/BUILD.gn | 4 +- .../llvm/lib/ExecutionEngine/MCJIT/BUILD.gn | 1 + .../llvm/lib/ExecutionEngine/OrcError/BUILD.gn | 4 +- .../gn/secondary/llvm/lib/Frontend/OpenMP/BUILD.gn | 2 +- llvm/utils/gn/secondary/llvm/lib/IRReader/BUILD.gn | 1 + .../gn/secondary/llvm/lib/LineEditor/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/Option/BUILD.gn | 4 +- llvm/utils/gn/secondary/llvm/lib/TableGen/BUILD.gn | 4 +- .../llvm/lib/Target/AArch64/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/AArch64/MCTargetDesc/BUILD.gn | 4 +- .../llvm/lib/Target/AArch64/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/AArch64/Utils/BUILD.gn | 5 +- .../llvm/lib/Target/AMDGPU/AsmParser/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 12 + .../llvm/lib/Target/AMDGPU/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/AMDGPU/MCTargetDesc/BUILD.gn | 4 +- .../llvm/lib/Target/AMDGPU/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/AMDGPU/Utils/BUILD.gn | 4 +- .../llvm/lib/Target/ARM/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/ARM/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/ARM/MCTargetDesc/BUILD.gn | 4 +- .../llvm/lib/Target/ARM/TargetInfo/BUILD.gn | 5 +- .../secondary/llvm/lib/Target/ARM/Utils/BUILD.gn | 5 +- .../llvm/lib/Target/AVR/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/AVR/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/AVR/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/BPF/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/BPF/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/BPF/TargetInfo/BUILD.gn | 5 +- llvm/utils/gn/secondary/llvm/lib/Target/BUILD.gn | 4 +- .../llvm/lib/Target/Hexagon/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/Hexagon/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/Hexagon/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/Lanai/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/Lanai/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/Lanai/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/Mips/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/Mips/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/Mips/MCTargetDesc/BUILD.gn | 4 +- .../llvm/lib/Target/Mips/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/NVPTX/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/PowerPC/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/PowerPC/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/PowerPC/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 4 +- .../llvm/lib/Target/RISCV/TargetInfo/BUILD.gn | 5 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 4 +- .../llvm/lib/Target/Sparc/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/Sparc/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/Sparc/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/SystemZ/AsmParser/BUILD.gn | 1 + .../llvm/lib/Target/SystemZ/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/SystemZ/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/WebAssembly/AsmParser/BUILD.gn | 1 + .../lib/Target/WebAssembly/Disassembler/BUILD.gn | 1 + .../lib/Target/WebAssembly/TargetInfo/BUILD.gn | 5 +- .../llvm/lib/Target/X86/AsmParser/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/X86/BUILD.gn | 1 + .../llvm/lib/Target/X86/Disassembler/BUILD.gn | 1 + .../llvm/lib/Target/X86/TargetInfo/BUILD.gn | 5 +- .../secondary/llvm/lib/Target/X86/Utils/BUILD.gn | 5 +- .../llvm/lib/ToolDrivers/llvm-dlltool/BUILD.gn | 1 + .../llvm/lib/ToolDrivers/llvm-lib/BUILD.gn | 1 + .../secondary/llvm/lib/Transforms/CFGuard/BUILD.gn | 1 + .../secondary/llvm/lib/Transforms/Hello/BUILD.gn | 1 + .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 + .../gn/secondary/llvm/lib/WindowsManifest/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/test/BUILD.gn | 14 +- .../secondary/llvm/tools/bugpoint-passes/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/tools/llc/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/tools/lli/BUILD.gn | 1 + .../secondary/llvm/tools/lli/ChildTarget/BUILD.gn | 1 + .../utils/gn/secondary/llvm/tools/llvm-ar/BUILD.gn | 5 +- .../utils/gn/secondary/llvm/tools/llvm-as/BUILD.gn | 1 + .../secondary/llvm/tools/llvm-bcanalyzer/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-cat/BUILD.gn | 1 + .../secondary/llvm/tools/llvm-cfi-verify/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-config/BUILD.gn | 5 +- .../gn/secondary/llvm/tools/llvm-cvtres/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-cxxfilt/BUILD.gn | 9 +- .../gn/secondary/llvm/tools/llvm-cxxmap/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-dis/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-dwp/BUILD.gn | 8 +- .../gn/secondary/llvm/tools/llvm-exegesis/BUILD.gn | 1 + .../llvm/tools/llvm-exegesis/lib/AArch64/BUILD.gn | 1 + .../llvm/tools/llvm-exegesis/lib/BUILD.gn | 6 +- .../llvm/tools/llvm-exegesis/lib/Mips/BUILD.gn | 1 + .../llvm/tools/llvm-exegesis/lib/PowerPC/BUILD.gn | 1 + .../llvm/tools/llvm-exegesis/lib/X86/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-extract/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-ifs/BUILD.gn | 1 + .../secondary/llvm/tools/llvm-isel-fuzzer/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-link/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-lipo/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-lto/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-lto2/BUILD.gn | 1 + .../utils/gn/secondary/llvm/tools/llvm-ml/BUILD.gn | 15 + .../secondary/llvm/tools/llvm-modextract/BUILD.gn | 1 + .../utils/gn/secondary/llvm/tools/llvm-mt/BUILD.gn | 1 + .../utils/gn/secondary/llvm/tools/llvm-nm/BUILD.gn | 9 +- .../gn/secondary/llvm/tools/llvm-objcopy/BUILD.gn | 3 + .../gn/secondary/llvm/tools/llvm-objdump/BUILD.gn | 8 +- .../secondary/llvm/tools/llvm-opt-fuzzer/BUILD.gn | 1 + .../secondary/llvm/tools/llvm-opt-report/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-profdata/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-readobj/BUILD.gn | 4 +- .../gn/secondary/llvm/tools/llvm-rtdyld/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-size/BUILD.gn | 9 +- .../gn/secondary/llvm/tools/llvm-split/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-strings/BUILD.gn | 9 +- .../secondary/llvm/tools/llvm-symbolizer/BUILD.gn | 5 +- .../gn/secondary/llvm/tools/llvm-undname/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/tools/sancov/BUILD.gn | 1 + .../gn/secondary/llvm/tools/sanstats/BUILD.gn | 1 + .../llvm/tools/verify-uselistorder/BUILD.gn | 1 + .../gn/secondary/llvm/tools/yaml2obj/BUILD.gn | 1 + .../utils/gn/secondary/llvm/unittests/ADT/BUILD.gn | 1 - .../gn/secondary/llvm/unittests/Analysis/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/AsmParser/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/BUILD.gn | 5 +- .../secondary/llvm/unittests/BinaryFormat/BUILD.gn | 4 +- .../gn/secondary/llvm/unittests/Bitstream/BUILD.gn | 4 +- .../llvm/unittests/CodeGen/GlobalISel/BUILD.gn | 2 +- .../llvm/unittests/DebugInfo/DWARF/BUILD.gn | 1 + .../llvm/unittests/DebugInfo/GSYM/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Demangle/BUILD.gn | 4 +- .../llvm/unittests/ExecutionEngine/BUILD.gn | 1 + .../unittests/ExecutionEngine/JITLink/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Frontend/BUILD.gn | 3 +- .../secondary/llvm/unittests/LineEditor/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Linker/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/MI/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Option/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Passes/BUILD.gn | 2 + .../llvm/unittests/Support/DynamicLibrary/BUILD.gn | 1 + .../secondary/llvm/unittests/Target/ARM/BUILD.gn | 1 + .../llvm/unittests/Target/PowerPC/BUILD.gn | 15 + .../llvm/unittests/Target/WebAssembly/BUILD.gn | 1 + .../secondary/llvm/unittests/Target/X86/BUILD.gn | 1 + .../llvm/unittests/Transforms/Utils/BUILD.gn | 1 + .../unittests/tools/llvm-exegesis/AArch64/BUILD.gn | 1 + .../unittests/tools/llvm-exegesis/ARM/BUILD.gn | 1 + .../unittests/tools/llvm-exegesis/Mips/BUILD.gn | 1 + .../gn/secondary/llvm/utils/FileCheck/BUILD.gn | 5 +- .../llvm/utils/TableGen/GlobalISel/BUILD.gn | 4 +- .../gn/secondary/llvm/utils/TableGen/tablegen.gni | 12 +- llvm/utils/gn/secondary/llvm/utils/count/BUILD.gn | 1 + .../gn/secondary/llvm/utils/llvm-lit/BUILD.gn | 4 +- llvm/utils/gn/secondary/llvm/utils/not/BUILD.gn | 5 +- .../gn/secondary/llvm/utils/unittest/BUILD.gn | 4 +- .../llvm/utils/unittest/UnitTestMain/BUILD.gn | 13 +- .../gn/secondary/llvm/utils/yaml-bench/BUILD.gn | 5 +- llvm/utils/gn/secondary/llvm/version.gni | 4 +- llvm/utils/lit/lit/__init__.py | 2 +- llvm/utils/lit/lit/formats/googletest.py | 2 +- llvm/utils/llvm-locstats/llvm-locstats.py | 115 +- llvm/utils/release/build_llvm_package.bat | 17 +- llvm/utils/release/merge-git.sh | 91 - llvm/utils/release/merge.sh | 100 - llvm/utils/release/tag.sh | 145 - llvm/utils/release/test-release.sh | 8 - mlir/CMakeLists.txt | 40 +- mlir/cmake/modules/AddMLIR.cmake | 27 + mlir/cmake/modules/CMakeLists.txt | 67 + mlir/docs/CMakeLists.txt | 103 + mlir/docs/ConversionToLLVMDialect.md | 2 +- mlir/docs/DialectConversion.md | 5 + mlir/docs/Dialects/Linalg.md | 1037 ++- mlir/docs/Dialects/Vector.md | 2 +- mlir/docs/LangRef.md | 16 +- mlir/docs/OpDefinitions.md | 59 +- mlir/docs/ShapeInference.md | 72 + mlir/docs/Traits.md | 14 +- mlir/docs/Tutorials/Toy/Ch-2.md | 2 +- mlir/docs/Tutorials/Toy/Ch-5.md | 4 +- mlir/docs/Tutorials/Toy/Ch-6.md | 4 +- mlir/docs/doxygen-mainpage.dox | 15 + mlir/docs/doxygen.cfg.in | 2294 +++++ mlir/examples/toy/Ch1/include/toy/AST.h | 2 +- mlir/examples/toy/Ch1/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch1/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch1/parser/AST.cpp | 2 +- mlir/examples/toy/Ch1/toyc.cpp | 4 +- mlir/examples/toy/Ch2/include/toy/AST.h | 2 +- mlir/examples/toy/Ch2/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch2/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch2/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch2/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch2/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch2/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch2/mlir/MLIRGen.cpp | 2 +- mlir/examples/toy/Ch2/parser/AST.cpp | 2 +- mlir/examples/toy/Ch2/toyc.cpp | 4 +- mlir/examples/toy/Ch3/include/toy/AST.h | 2 +- mlir/examples/toy/Ch3/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch3/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch3/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch3/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch3/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch3/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch3/mlir/MLIRGen.cpp | 2 +- mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 4 +- mlir/examples/toy/Ch3/mlir/ToyCombine.td | 2 +- mlir/examples/toy/Ch3/parser/AST.cpp | 2 +- mlir/examples/toy/Ch3/toyc.cpp | 4 +- mlir/examples/toy/Ch4/CMakeLists.txt | 1 - mlir/examples/toy/Ch4/include/toy/AST.h | 2 +- mlir/examples/toy/Ch4/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch4/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch4/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch4/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch4/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch4/include/toy/Passes.h | 3 +- .../toy/Ch4/include/toy/ShapeInferenceInterface.h | 2 +- .../toy/Ch4/include/toy/ShapeInferenceInterface.td | 2 +- .../toy/Ch4/mlir/DeadFunctionEliminationPass.cpp | 59 - mlir/examples/toy/Ch4/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch4/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch4/mlir/ShapeInferencePass.cpp | 2 +- mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 4 +- mlir/examples/toy/Ch4/mlir/ToyCombine.td | 2 +- mlir/examples/toy/Ch4/parser/AST.cpp | 2 +- mlir/examples/toy/Ch4/toyc.cpp | 6 +- mlir/examples/toy/Ch5/CMakeLists.txt | 1 - mlir/examples/toy/Ch5/include/toy/AST.h | 2 +- mlir/examples/toy/Ch5/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch5/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch5/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch5/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch5/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch5/include/toy/Passes.h | 3 +- .../toy/Ch5/include/toy/ShapeInferenceInterface.h | 2 +- .../toy/Ch5/include/toy/ShapeInferenceInterface.td | 2 +- .../toy/Ch5/mlir/DeadFunctionEliminationPass.cpp | 59 - mlir/examples/toy/Ch5/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 2 +- mlir/examples/toy/Ch5/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch5/mlir/ShapeInferencePass.cpp | 2 +- mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 4 +- mlir/examples/toy/Ch5/mlir/ToyCombine.td | 2 +- mlir/examples/toy/Ch5/parser/AST.cpp | 2 +- mlir/examples/toy/Ch5/toyc.cpp | 6 +- mlir/examples/toy/Ch6/CMakeLists.txt | 1 - mlir/examples/toy/Ch6/include/toy/AST.h | 2 +- mlir/examples/toy/Ch6/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch6/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch6/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch6/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch6/include/toy/Parser.h | 10 +- mlir/examples/toy/Ch6/include/toy/Passes.h | 3 +- .../toy/Ch6/include/toy/ShapeInferenceInterface.h | 2 +- .../toy/Ch6/include/toy/ShapeInferenceInterface.td | 2 +- .../toy/Ch6/mlir/DeadFunctionEliminationPass.cpp | 59 - mlir/examples/toy/Ch6/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 2 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 2 +- mlir/examples/toy/Ch6/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch6/mlir/ShapeInferencePass.cpp | 2 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 4 +- mlir/examples/toy/Ch6/mlir/ToyCombine.td | 2 +- mlir/examples/toy/Ch6/parser/AST.cpp | 2 +- mlir/examples/toy/Ch6/toyc.cpp | 6 +- mlir/examples/toy/Ch7/CMakeLists.txt | 1 - mlir/examples/toy/Ch7/include/toy/AST.h | 2 +- mlir/examples/toy/Ch7/include/toy/Dialect.h | 2 +- mlir/examples/toy/Ch7/include/toy/Lexer.h | 2 +- mlir/examples/toy/Ch7/include/toy/MLIRGen.h | 2 +- mlir/examples/toy/Ch7/include/toy/Ops.td | 2 +- mlir/examples/toy/Ch7/include/toy/Parser.h | 25 +- mlir/examples/toy/Ch7/include/toy/Passes.h | 3 +- .../toy/Ch7/include/toy/ShapeInferenceInterface.h | 2 +- .../toy/Ch7/include/toy/ShapeInferenceInterface.td | 2 +- .../toy/Ch7/mlir/DeadFunctionEliminationPass.cpp | 59 - mlir/examples/toy/Ch7/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 2 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 2 +- mlir/examples/toy/Ch7/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch7/mlir/ShapeInferencePass.cpp | 2 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 4 +- mlir/examples/toy/Ch7/mlir/ToyCombine.td | 2 +- mlir/examples/toy/Ch7/parser/AST.cpp | 2 +- mlir/examples/toy/Ch7/toyc.cpp | 6 +- mlir/include/mlir-c/Core.h | 2 +- mlir/include/mlir/ADT/TypeSwitch.h | 2 +- mlir/include/mlir/Analysis/AffineAnalysis.h | 2 +- mlir/include/mlir/Analysis/AffineStructures.h | 2 +- mlir/include/mlir/Analysis/CallGraph.h | 2 +- mlir/include/mlir/Analysis/CallInterfaces.h | 2 +- mlir/include/mlir/Analysis/CallInterfaces.td | 2 +- mlir/include/mlir/Analysis/Dominance.h | 2 +- mlir/include/mlir/Analysis/InferTypeOpInterface.h | 98 +- mlir/include/mlir/Analysis/InferTypeOpInterface.td | 48 +- mlir/include/mlir/Analysis/Liveness.h | 2 +- mlir/include/mlir/Analysis/LoopAnalysis.h | 2 +- mlir/include/mlir/Analysis/NestedMatcher.h | 2 +- mlir/include/mlir/Analysis/Passes.h | 2 +- mlir/include/mlir/Analysis/SliceAnalysis.h | 2 +- mlir/include/mlir/Analysis/Utils.h | 2 +- mlir/include/mlir/Analysis/Verifier.h | 2 +- .../Conversion/AffineToStandard/AffineToStandard.h | 5 +- .../mlir/Conversion/GPUToCUDA/GPUToCUDAPass.h | 12 +- .../mlir/Conversion/GPUToNVVM/GPUToNVVMPass.h | 9 +- .../mlir/Conversion/GPUToROCDL/GPUToROCDLPass.h | 8 +- .../mlir/Conversion/GPUToSPIRV/ConvertGPUToSPIRV.h | 2 +- .../Conversion/GPUToSPIRV/ConvertGPUToSPIRVPass.h | 2 +- .../mlir/Conversion/LinalgToLLVM/LinalgToLLVM.h | 7 +- .../LoopToStandard/ConvertLoopToStandard.h | 2 +- .../mlir/Conversion/LoopsToGPU/LoopsToGPU.h | 2 +- .../mlir/Conversion/LoopsToGPU/LoopsToGPUPass.h | 2 +- .../StandardToLLVM/ConvertStandardToLLVM.h | 2 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 2 +- .../StandardToSPIRV/ConvertStandardToSPIRV.h | 2 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.h | 2 +- .../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 2 +- .../VectorToLoops/ConvertVectorToLoops.h | 2 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 2 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.td | 2 +- .../mlir/Dialect/AffineOps/AffineOpsBase.td | 2 +- mlir/include/mlir/Dialect/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/CommonFolders.h | 2 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.h | 2 +- mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 2 +- mlir/include/mlir/Dialect/FxpMathOps/Passes.h | 2 +- mlir/include/mlir/Dialect/GPU/GPUDialect.h | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 64 +- mlir/include/mlir/Dialect/GPU/MemoryPromotion.h | 2 +- mlir/include/mlir/Dialect/GPU/Passes.h | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 44 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 15 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 89 +- mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 2 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLDialect.h | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 2 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 2 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 114 +- mlir/include/mlir/Dialect/Linalg/EDSC/Intrinsics.h | 5 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgDoc.td | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 15 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 21 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 2 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 2 +- mlir/include/mlir/Dialect/Linalg/Passes.h | 7 +- .../Linalg/Transforms/LinalgTransformPatterns.td | 11 +- .../Dialect/Linalg/Transforms/LinalgTransforms.h | 8 +- .../include/mlir/Dialect/Linalg/Utils/Intrinsics.h | 29 - mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 69 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 2 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 13 +- mlir/include/mlir/Dialect/OpenMP/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/OpenMP/OpenMPDialect.h | 35 + mlir/include/mlir/Dialect/OpenMP/OpenMPOps.td | 37 + .../mlir/Dialect/QuantOps/FakeQuantSupport.h | 2 +- mlir/include/mlir/Dialect/QuantOps/Passes.h | 2 +- mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 2 +- mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 2 +- .../mlir/Dialect/QuantOps/QuantPredicates.td | 2 +- mlir/include/mlir/Dialect/QuantOps/QuantTypes.h | 2 +- mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h | 2 +- .../include/mlir/Dialect/QuantOps/UniformSupport.h | 2 +- mlir/include/mlir/Dialect/SDBM/SDBM.h | 2 +- mlir/include/mlir/Dialect/SDBM/SDBMDialect.h | 2 +- mlir/include/mlir/Dialect/SDBM/SDBMExpr.h | 2 +- mlir/include/mlir/Dialect/SPIRV/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/SPIRV/LayoutUtils.h | 2 +- mlir/include/mlir/Dialect/SPIRV/Passes.h | 2 +- .../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVAtomicOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVAvailability.td | 4 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 1174 ++- mlir/include/mlir/Dialect/SPIRV/SPIRVBinaryUtils.h | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 2 +- .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVDialect.h | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVGroupOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 16 +- .../mlir/Dialect/SPIRV/SPIRVNonUniformOps.td | 280 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 14 +- .../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 2 +- mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 22 +- mlir/include/mlir/Dialect/SPIRV/Serialization.h | 2 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 2 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 2 +- mlir/include/mlir/Dialect/StandardOps/Ops.h | 2 +- mlir/include/mlir/Dialect/StandardOps/Ops.td | 2 +- mlir/include/mlir/Dialect/Traits.h | 33 +- .../mlir/Dialect/Utils/StructuredOpsUtils.h | 2 +- mlir/include/mlir/Dialect/VectorOps/Utils.h | 134 - mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 13 +- mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 29 +- .../Dialect/VectorOps/VectorTransformPatterns.td | 2 +- .../mlir/Dialect/VectorOps/VectorTransforms.h | 2 +- mlir/include/mlir/Dialect/VectorOps/VectorUtils.h | 158 + mlir/include/mlir/EDSC/Builders.h | 16 +- mlir/include/mlir/EDSC/Helpers.h | 2 +- mlir/include/mlir/EDSC/Intrinsics.h | 2 +- .../include/mlir/ExecutionEngine/ExecutionEngine.h | 2 +- mlir/include/mlir/ExecutionEngine/OptUtils.h | 2 +- mlir/include/mlir/IR/AffineExpr.h | 2 +- mlir/include/mlir/IR/AffineExprVisitor.h | 2 +- mlir/include/mlir/IR/AffineMap.h | 2 +- mlir/include/mlir/IR/AsmState.h | 2 +- mlir/include/mlir/IR/AttributeSupport.h | 2 +- mlir/include/mlir/IR/Attributes.h | 13 +- mlir/include/mlir/IR/Block.h | 5 +- mlir/include/mlir/IR/BlockAndValueMapping.h | 2 +- mlir/include/mlir/IR/BlockSupport.h | 2 +- mlir/include/mlir/IR/Builders.h | 2 +- mlir/include/mlir/IR/Diagnostics.h | 2 +- mlir/include/mlir/IR/Dialect.h | 2 +- mlir/include/mlir/IR/DialectHooks.h | 2 +- mlir/include/mlir/IR/DialectImplementation.h | 2 +- mlir/include/mlir/IR/DialectInterface.h | 2 +- mlir/include/mlir/IR/DialectSymbolRegistry.def | 2 +- mlir/include/mlir/IR/Function.h | 4 +- mlir/include/mlir/IR/FunctionImplementation.h | 2 +- mlir/include/mlir/IR/FunctionSupport.h | 2 +- mlir/include/mlir/IR/Identifier.h | 4 +- mlir/include/mlir/IR/IntegerSet.h | 2 +- mlir/include/mlir/IR/Location.h | 8 +- mlir/include/mlir/IR/MLIRContext.h | 2 +- mlir/include/mlir/IR/Matchers.h | 2 +- mlir/include/mlir/IR/Module.h | 4 +- mlir/include/mlir/IR/OpAsmInterface.td | 2 +- mlir/include/mlir/IR/OpBase.td | 17 +- mlir/include/mlir/IR/OpDefinition.h | 4 +- mlir/include/mlir/IR/OpImplementation.h | 6 +- mlir/include/mlir/IR/Operation.h | 10 +- mlir/include/mlir/IR/OperationSupport.h | 27 +- mlir/include/mlir/IR/PatternMatch.h | 33 +- mlir/include/mlir/IR/Region.h | 2 +- mlir/include/mlir/IR/RegionGraphTraits.h | 2 +- mlir/include/mlir/IR/StandardTypes.h | 4 +- mlir/include/mlir/IR/StorageUniquerSupport.h | 2 +- mlir/include/mlir/IR/SymbolTable.h | 55 +- mlir/include/mlir/IR/TypeSupport.h | 2 +- mlir/include/mlir/IR/TypeUtilities.h | 2 +- mlir/include/mlir/IR/Types.h | 4 +- mlir/include/mlir/IR/UseDefLists.h | 3 +- mlir/include/mlir/IR/Value.h | 4 +- mlir/include/mlir/IR/Visitors.h | 2 +- mlir/include/mlir/Parser.h | 2 +- mlir/include/mlir/Pass/AnalysisManager.h | 2 +- mlir/include/mlir/Pass/Pass.h | 2 +- mlir/include/mlir/Pass/PassInstrumentation.h | 2 +- mlir/include/mlir/Pass/PassManager.h | 2 +- mlir/include/mlir/Pass/PassOptions.h | 2 +- mlir/include/mlir/Pass/PassRegistry.h | 2 +- .../mlir/Quantizer/Configurations/FxpMathConfig.h | 2 +- .../include/mlir/Quantizer/Support/Configuration.h | 2 +- .../Quantizer/Support/ConstraintAnalysisGraph.h | 2 +- .../Support/ConstraintAnalysisGraphTraits.h | 2 +- mlir/include/mlir/Quantizer/Support/Metadata.h | 4 +- mlir/include/mlir/Quantizer/Support/Rules.h | 2 +- mlir/include/mlir/Quantizer/Support/Statistics.h | 2 +- mlir/include/mlir/Quantizer/Support/TypeUtils.h | 2 +- .../mlir/Quantizer/Support/UniformConstraints.h | 2 +- .../mlir/Quantizer/Support/UniformSolvers.h | 2 +- mlir/include/mlir/Quantizer/Transforms/Passes.h | 2 +- mlir/include/mlir/Support/DebugStringHelper.h | 2 +- mlir/include/mlir/Support/FileUtilities.h | 2 +- mlir/include/mlir/Support/Functional.h | 2 +- mlir/include/mlir/Support/JitRunner.h | 2 +- mlir/include/mlir/Support/LLVM.h | 2 +- mlir/include/mlir/Support/LogicalResult.h | 2 +- mlir/include/mlir/Support/MathExtras.h | 2 +- mlir/include/mlir/Support/MlirOptMain.h | 2 +- mlir/include/mlir/Support/STLExtras.h | 7 +- mlir/include/mlir/Support/StorageUniquer.h | 2 +- mlir/include/mlir/Support/StringExtras.h | 2 +- mlir/include/mlir/Support/ToolUtilities.h | 2 +- mlir/include/mlir/Support/TranslateClParser.h | 2 +- mlir/include/mlir/TableGen/Argument.h | 2 +- mlir/include/mlir/TableGen/Attribute.h | 7 +- mlir/include/mlir/TableGen/Constraint.h | 2 +- mlir/include/mlir/TableGen/Dialect.h | 2 +- mlir/include/mlir/TableGen/Format.h | 2 +- mlir/include/mlir/TableGen/GenInfo.h | 2 +- mlir/include/mlir/TableGen/GenNameParser.h | 2 +- mlir/include/mlir/TableGen/ODSDialectHook.h | 42 - mlir/include/mlir/TableGen/OpInterfaces.h | 5 +- mlir/include/mlir/TableGen/OpTrait.h | 2 +- mlir/include/mlir/TableGen/Operator.h | 11 +- mlir/include/mlir/TableGen/Pattern.h | 2 +- mlir/include/mlir/TableGen/Predicate.h | 2 +- mlir/include/mlir/TableGen/Region.h | 2 +- mlir/include/mlir/TableGen/Type.h | 2 +- mlir/include/mlir/Target/LLVMIR.h | 2 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 2 +- mlir/include/mlir/Target/NVVMIR.h | 2 +- mlir/include/mlir/Target/ROCDLIR.h | 2 +- mlir/include/mlir/Transforms/DialectConversion.h | 31 +- mlir/include/mlir/Transforms/FoldUtils.h | 2 +- mlir/include/mlir/Transforms/InliningUtils.h | 2 +- mlir/include/mlir/Transforms/LoopFusionUtils.h | 2 +- mlir/include/mlir/Transforms/LoopLikeInterface.h | 2 +- mlir/include/mlir/Transforms/LoopLikeInterface.td | 2 +- mlir/include/mlir/Transforms/LoopUtils.h | 2 +- mlir/include/mlir/Transforms/Passes.h | 6 +- mlir/include/mlir/Transforms/RegionUtils.h | 2 +- .../include/mlir/Transforms/SideEffectsInterface.h | 2 +- mlir/include/mlir/Transforms/Utils.h | 2 +- mlir/include/mlir/Transforms/ViewOpGraph.h | 2 +- mlir/include/mlir/Transforms/ViewRegionGraph.h | 2 +- mlir/include/mlir/Translation.h | 2 +- mlir/lib/Analysis/AffineAnalysis.cpp | 2 +- mlir/lib/Analysis/AffineStructures.cpp | 2 +- mlir/lib/Analysis/CMakeLists.txt | 1 - mlir/lib/Analysis/CallGraph.cpp | 2 +- mlir/lib/Analysis/Dominance.cpp | 2 +- mlir/lib/Analysis/InferTypeOpInterface.cpp | 49 +- mlir/lib/Analysis/Liveness.cpp | 2 +- mlir/lib/Analysis/LoopAnalysis.cpp | 2 +- mlir/lib/Analysis/MemRefBoundCheck.cpp | 2 +- mlir/lib/Analysis/NestedMatcher.cpp | 2 +- mlir/lib/Analysis/OpStats.cpp | 2 +- mlir/lib/Analysis/SliceAnalysis.cpp | 2 +- mlir/lib/Analysis/TestMemRefDependenceCheck.cpp | 2 +- mlir/lib/Analysis/TestParallelismDetection.cpp | 2 +- mlir/lib/Analysis/Utils.cpp | 2 +- mlir/lib/Analysis/VectorAnalysis.cpp | 232 - mlir/lib/Analysis/Verifier.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 222 +- .../GPUCommon/IndexIntrinsicsOpLowering.h | 2 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 2 +- .../GPUToCUDA/ConvertKernelFuncToCubin.cpp | 23 +- .../GPUToCUDA/ConvertLaunchFuncToCudaCalls.cpp | 17 +- mlir/lib/Conversion/GPUToNVVM/GPUToNVVM.td | 2 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 29 +- .../GPUToROCDL/LowerGpuOpsToROCDLOps.cpp | 16 +- mlir/lib/Conversion/GPUToSPIRV/CMakeLists.txt | 7 + .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 140 +- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 17 +- mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.td | 22 + mlir/lib/Conversion/LinalgToLLVM/CMakeLists.txt | 2 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 16 +- .../LoopToStandard/ConvertLoopToStandard.cpp | 52 +- mlir/lib/Conversion/LoopsToGPU/CMakeLists.txt | 2 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 2 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPUPass.cpp | 2 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 5 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 57 +- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 40 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 2 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.td | 2 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 19 +- .../VectorToLoops/ConvertVectorToLoops.cpp | 2 +- mlir/lib/Dialect/AffineOps/AffineOps.cpp | 2 +- mlir/lib/Dialect/AffineOps/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/CMakeLists.txt | 1 + .../Dialect/FxpMathOps/IR/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +- .../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 2 +- .../FxpMathOps/Transforms/UniformKernelUtils.h | 2 +- mlir/lib/Dialect/GPU/CMakeLists.txt | 1 + mlir/lib/Dialect/GPU/IR/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 57 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 373 + .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 24 +- .../lib/Dialect/GPU/Transforms/MemoryPromotion.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 316 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 2 +- mlir/lib/Dialect/Linalg/Analysis/CMakeLists.txt | 18 + .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 2 +- mlir/lib/Dialect/Linalg/CMakeLists.txt | 36 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 137 +- mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt | 20 + mlir/lib/Dialect/Linalg/IR/CMakeLists.txt | 23 + mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 143 +- mlir/lib/Dialect/Linalg/IR/LinalgRegistration.cpp | 16 + mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 2 +- mlir/lib/Dialect/Linalg/LinalgRegistration.cpp | 16 - mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 37 + mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 6 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 24 +- .../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 78 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 20 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 9 +- mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt | 23 + mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 101 +- mlir/lib/Dialect/LoopOps/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/LoopOps/LoopOps.cpp | 2 +- mlir/lib/Dialect/OpenMP/CMakeLists.txt | 8 + mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 34 + .../Dialect/QuantOps/IR/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 2 +- mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp | 2 +- mlir/lib/Dialect/QuantOps/IR/TypeDetail.h | 2 +- mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp | 2 +- .../Dialect/QuantOps/Transforms/ConvertConst.cpp | 6 +- .../QuantOps/Transforms/ConvertSimQuant.cpp | 2 +- .../Dialect/QuantOps/Utils/FakeQuantSupport.cpp | 2 +- mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp | 2 +- mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp | 2 +- mlir/lib/Dialect/SDBM/SDBM.cpp | 8 +- mlir/lib/Dialect/SDBM/SDBMDialect.cpp | 2 +- mlir/lib/Dialect/SDBM/SDBMExpr.cpp | 2 +- mlir/lib/Dialect/SDBM/SDBMExprDetail.h | 2 +- mlir/lib/Dialect/SPIRV/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +- mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.td | 2 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 164 +- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 185 +- mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 71 +- .../Dialect/SPIRV/Serialization/Deserializer.cpp | 2 +- .../SPIRV/Serialization/SPIRVBinaryUtils.cpp | 2 +- .../lib/Dialect/SPIRV/Serialization/Serializer.cpp | 12 +- .../SPIRV/Serialization/TranslateRegistration.cpp | 2 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 2 +- .../DecorateSPIRVCompositeTypeLayoutPass.cpp | 2 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 6 +- .../Dialect/StandardOps/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/StandardOps/Ops.cpp | 38 +- mlir/lib/Dialect/Traits.cpp | 130 +- mlir/lib/Dialect/VectorOps/CMakeLists.txt | 1 + mlir/lib/Dialect/VectorOps/DialectRegistration.cpp | 2 +- mlir/lib/Dialect/VectorOps/VectorOps.cpp | 49 +- mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 180 +- mlir/lib/Dialect/VectorOps/VectorUtils.cpp | 278 + mlir/lib/EDSC/Builders.cpp | 35 +- mlir/lib/EDSC/CoreAPIs.cpp | 2 +- mlir/lib/EDSC/Helpers.cpp | 2 +- mlir/lib/EDSC/Intrinsics.cpp | 2 +- mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 4 +- mlir/lib/ExecutionEngine/OptUtils.cpp | 2 +- mlir/lib/IR/AffineExpr.cpp | 2 +- mlir/lib/IR/AffineExprDetail.h | 2 +- mlir/lib/IR/AffineMap.cpp | 2 +- mlir/lib/IR/AffineMapDetail.h | 2 +- mlir/lib/IR/AsmPrinter.cpp | 4 +- mlir/lib/IR/AttributeDetail.h | 2 +- mlir/lib/IR/Attributes.cpp | 29 +- mlir/lib/IR/Block.cpp | 9 +- mlir/lib/IR/Builders.cpp | 2 +- mlir/lib/IR/Diagnostics.cpp | 5 +- mlir/lib/IR/Dialect.cpp | 2 +- mlir/lib/IR/Function.cpp | 2 +- mlir/lib/IR/FunctionImplementation.cpp | 2 +- mlir/lib/IR/IntegerSet.cpp | 2 +- mlir/lib/IR/IntegerSetDetail.h | 2 +- mlir/lib/IR/Location.cpp | 2 +- mlir/lib/IR/LocationDetail.h | 2 +- mlir/lib/IR/MLIRContext.cpp | 2 +- mlir/lib/IR/Module.cpp | 2 +- mlir/lib/IR/Operation.cpp | 15 +- mlir/lib/IR/OperationSupport.cpp | 6 +- mlir/lib/IR/PatternMatch.cpp | 24 +- mlir/lib/IR/Region.cpp | 2 +- mlir/lib/IR/StandardTypes.cpp | 4 +- mlir/lib/IR/SymbolTable.cpp | 344 +- mlir/lib/IR/TypeDetail.h | 2 +- mlir/lib/IR/TypeUtilities.cpp | 2 +- mlir/lib/IR/Types.cpp | 2 +- mlir/lib/IR/Value.cpp | 22 +- mlir/lib/IR/Visitors.cpp | 4 +- mlir/lib/Parser/Lexer.cpp | 2 +- mlir/lib/Parser/Lexer.h | 2 +- mlir/lib/Parser/Parser.cpp | 4 +- mlir/lib/Parser/Token.cpp | 2 +- mlir/lib/Parser/Token.h | 2 +- mlir/lib/Parser/TokenKinds.def | 2 +- mlir/lib/Pass/IRPrinting.cpp | 2 +- mlir/lib/Pass/Pass.cpp | 4 +- mlir/lib/Pass/PassDetail.h | 2 +- mlir/lib/Pass/PassManagerOptions.cpp | 2 +- mlir/lib/Pass/PassRegistry.cpp | 2 +- mlir/lib/Pass/PassStatistics.cpp | 2 +- mlir/lib/Pass/PassTiming.cpp | 4 +- .../lib/Quantizer/Configurations/FxpMathConfig.cpp | 2 +- mlir/lib/Quantizer/Support/Configuration.cpp | 2 +- .../Quantizer/Support/ConstraintAnalysisGraph.cpp | 2 +- mlir/lib/Quantizer/Support/Metadata.cpp | 2 +- mlir/lib/Quantizer/Support/Statistics.cpp | 2 +- mlir/lib/Quantizer/Support/TypeUtils.cpp | 2 +- mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +- mlir/lib/Quantizer/Support/UniformSolvers.cpp | 2 +- .../Transforms/AddDefaultStatsTestPass.cpp | 2 +- .../Transforms/InferQuantizedTypesPass.cpp | 12 +- .../Transforms/RemoveInstrumentationPass.cpp | 2 +- mlir/lib/Support/FileUtilities.cpp | 2 +- mlir/lib/Support/JitRunner.cpp | 2 +- mlir/lib/Support/MlirOptMain.cpp | 2 +- mlir/lib/Support/StorageUniquer.cpp | 2 +- mlir/lib/Support/ToolUtilities.cpp | 2 +- mlir/lib/Support/TranslateClParser.cpp | 2 +- mlir/lib/TableGen/Argument.cpp | 2 +- mlir/lib/TableGen/Attribute.cpp | 9 +- mlir/lib/TableGen/Constraint.cpp | 5 +- mlir/lib/TableGen/Dialect.cpp | 2 +- mlir/lib/TableGen/Format.cpp | 2 +- mlir/lib/TableGen/OpClass.cpp | 2 +- mlir/lib/TableGen/OpInterfaces.cpp | 8 +- mlir/lib/TableGen/OpTrait.cpp | 2 +- mlir/lib/TableGen/Operator.cpp | 10 +- mlir/lib/TableGen/Pattern.cpp | 46 +- mlir/lib/TableGen/Predicate.cpp | 15 +- mlir/lib/TableGen/Type.cpp | 2 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 333 +- mlir/lib/Target/LLVMIR/ConvertToLLVMIR.cpp | 2 +- mlir/lib/Target/LLVMIR/ConvertToNVVMIR.cpp | 2 +- mlir/lib/Target/LLVMIR/ConvertToROCDLIR.cpp | 2 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 130 +- mlir/lib/Transforms/AffineDataCopyGeneration.cpp | 2 +- .../Transforms/AffineLoopInvariantCodeMotion.cpp | 2 +- mlir/lib/Transforms/CMakeLists.txt | 1 + mlir/lib/Transforms/CSE.cpp | 9 +- mlir/lib/Transforms/Canonicalizer.cpp | 2 +- mlir/lib/Transforms/DialectConversion.cpp | 61 +- mlir/lib/Transforms/Inliner.cpp | 2 +- mlir/lib/Transforms/LoopCoalescing.cpp | 2 +- mlir/lib/Transforms/LoopFusion.cpp | 4 +- mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 2 +- mlir/lib/Transforms/LoopTiling.cpp | 2 +- mlir/lib/Transforms/LoopUnroll.cpp | 2 +- mlir/lib/Transforms/LoopUnrollAndJam.cpp | 2 +- mlir/lib/Transforms/MemRefDataFlowOpt.cpp | 2 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 2 +- mlir/lib/Transforms/SimplifyAffineStructures.cpp | 2 +- mlir/lib/Transforms/StripDebugInfo.cpp | 2 +- mlir/lib/Transforms/SymbolDCE.cpp | 160 + mlir/lib/Transforms/Utils/FoldUtils.cpp | 2 +- .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/lib/Transforms/Utils/InliningUtils.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 2 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 2 +- mlir/lib/Transforms/Utils/RegionUtils.cpp | 2 +- mlir/lib/Transforms/Utils/Utils.cpp | 2 +- mlir/lib/Transforms/Vectorize.cpp | 8 +- mlir/lib/Transforms/ViewOpGraph.cpp | 4 +- mlir/lib/Transforms/ViewRegionGraph.cpp | 2 +- mlir/lib/Translation/Translation.cpp | 2 +- mlir/test/APITest.h | 2 +- .../GPUToCUDA/lower-launch-func-to-cuda.mlir | 2 +- .../GPUToCUDA/lower-nvvm-kernel-to-cubin.mlir | 6 +- mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 34 +- .../Conversion/GPUToNVVM/memory-attrbution.mlir | 8 +- mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl.mlir | 26 +- mlir/test/Conversion/GPUToSPIRV/builtins.mlir | 12 +- mlir/test/Conversion/GPUToSPIRV/if.mlir | 87 + mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 2 +- mlir/test/Conversion/GPUToSPIRV/loop.mlir | 2 +- mlir/test/Conversion/GPUToSPIRV/simple.mlir | 2 +- .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 21 + .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 52 +- mlir/test/Conversion/convert-to-cfg.mlir | 33 + mlir/test/Dialect/GPU/all-reduce.mlir | 183 + mlir/test/Dialect/GPU/invalid.mlir | 11 +- mlir/test/Dialect/GPU/ops.mlir | 2 +- mlir/test/Dialect/GPU/outlining.mlir | 2 +- mlir/test/Dialect/LLVMIR/global.mlir | 8 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 133 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 14 + mlir/test/Dialect/Linalg/canonicalize.mlir | 20 + mlir/test/Dialect/Linalg/transform-patterns.mlir | 22 +- mlir/test/Dialect/OpenMP/ops.mlir | 7 + .../SPIRV/Serialization/non-uniform-ops.mlir | 44 + mlir/test/Dialect/SPIRV/TestAvailability.cpp | 41 +- mlir/test/Dialect/SPIRV/availability.mlir | 4 +- mlir/test/Dialect/SPIRV/control-flow-ops.mlir | 35 +- mlir/test/Dialect/SPIRV/non-uniform-ops.mlir | 140 +- mlir/test/Dialect/SPIRV/structure-ops.mlir | 43 +- mlir/test/Dialect/SPIRV/target-env.mlir | 84 +- .../VectorOps/vector-slices-transforms.mlir | 63 + mlir/test/Dialect/VectorOps/vector-transforms.mlir | 9 + mlir/test/Dialect/traits.mlir | 8 +- mlir/test/EDSC/CMakeLists.txt | 5 +- mlir/test/EDSC/builder-api-test.cpp | 51 +- mlir/test/Examples/Toy/Ch4/shape_inference.mlir | 3 +- mlir/test/Examples/Toy/Ch5/shape_inference.mlir | 3 +- mlir/test/Examples/Toy/Ch6/shape_inference.mlir | 3 +- mlir/test/Examples/Toy/Ch7/shape_inference.mlir | 3 +- mlir/test/Examples/Toy/Ch7/struct-codegen.toy | 3 +- mlir/test/IR/test-symbol-dce.mlir | 93 + mlir/test/SDBM/sdbm-api-test.cpp | 2 +- mlir/test/Target/import.ll | 53 +- mlir/test/Target/llvmir-intrinsics.mlir | 9 +- mlir/test/Target/llvmir-invalid.mlir | 10 +- mlir/test/Target/llvmir.mlir | 63 + mlir/test/Transforms/lower-affine.mlir | 15 + mlir/test/Transforms/test-legalizer-full.mlir | 11 + .../TestLinalgTransformPatterns.td | 24 +- .../TestVectorTransformPatterns.td | 2 +- mlir/test/lib/IR/TestFunc.cpp | 2 +- mlir/test/lib/IR/TestMatchers.cpp | 2 +- mlir/test/lib/IR/TestSymbolUses.cpp | 12 +- mlir/test/lib/Pass/TestPassManager.cpp | 2 +- mlir/test/lib/TestDialect/TestDialect.cpp | 28 +- mlir/test/lib/TestDialect/TestDialect.h | 2 +- mlir/test/lib/TestDialect/TestOps.td | 21 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 87 +- mlir/test/lib/Transforms/CMakeLists.txt | 4 + mlir/test/lib/Transforms/TestAllReduceLowering.cpp | 32 + mlir/test/lib/Transforms/TestCallGraph.cpp | 2 +- mlir/test/lib/Transforms/TestConstantFold.cpp | 2 +- .../test/lib/Transforms/TestGpuMemoryPromotion.cpp | 2 +- mlir/test/lib/Transforms/TestInlining.cpp | 2 +- mlir/test/lib/Transforms/TestLinalgTransforms.cpp | 3 +- mlir/test/lib/Transforms/TestLiveness.cpp | 2 +- mlir/test/lib/Transforms/TestLoopFusion.cpp | 2 +- mlir/test/lib/Transforms/TestLoopMapping.cpp | 2 +- .../lib/Transforms/TestLoopParametricTiling.cpp | 2 +- .../lib/Transforms/TestMemRefStrideCalculation.cpp | 2 +- mlir/test/lib/Transforms/TestOpaqueLoc.cpp | 2 +- .../lib/Transforms/TestVectorToLoopsConversion.cpp | 2 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 17 +- .../test/lib/Transforms/TestVectorizationUtils.cpp | 4 +- mlir/test/mlir-cpu-runner/cblas.cpp | 2 +- mlir/test/mlir-cpu-runner/cblas_interface.cpp | 2 +- mlir/test/mlir-cpu-runner/include/cblas.h | 2 +- .../test/mlir-cpu-runner/include/cblas_interface.h | 2 +- .../mlir-cpu-runner/include/mlir_runner_utils.h | 2 +- mlir/test/mlir-cpu-runner/mlir_runner_utils.cpp | 2 +- mlir/test/mlir-tblgen/llvm-intrinsics.td | 48 + mlir/test/mlir-tblgen/op-attribute.td | 19 +- mlir/test/mlir-tblgen/op-decl.td | 6 +- mlir/test/mlir-tblgen/op-operand.td | 12 +- mlir/test/mlir-tblgen/op-result.td | 46 +- mlir/test/mlir-tblgen/return-types.mlir | 27 +- mlir/tools/mlir-cpu-runner/CMakeLists.txt | 2 +- mlir/tools/mlir-cpu-runner/mlir-cpu-runner.cpp | 2 +- mlir/tools/mlir-cuda-runner/CMakeLists.txt | 2 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 2 +- mlir/tools/mlir-cuda-runner/mlir-cuda-runner.cpp | 4 +- mlir/tools/mlir-opt/CMakeLists.txt | 3 +- mlir/tools/mlir-opt/mlir-opt.cpp | 2 +- mlir/tools/mlir-tblgen/CMakeLists.txt | 1 + mlir/tools/mlir-tblgen/DocGenUtilities.h | 2 +- mlir/tools/mlir-tblgen/EnumsGen.cpp | 20 +- mlir/tools/mlir-tblgen/LLVMIRConversionGen.cpp | 2 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 262 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 110 +- mlir/tools/mlir-tblgen/OpDocGen.cpp | 2 +- mlir/tools/mlir-tblgen/OpInterfacesGen.cpp | 16 +- mlir/tools/mlir-tblgen/ReferenceImplGen.cpp | 2 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 61 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 88 +- mlir/tools/mlir-tblgen/StructsGen.cpp | 4 +- mlir/tools/mlir-tblgen/mlir-tblgen.cpp | 2 +- mlir/tools/mlir-translate/CMakeLists.txt | 2 +- mlir/tools/mlir-translate/mlir-translate.cpp | 2 +- mlir/unittests/ADT/TypeSwitchTest.cpp | 2 +- mlir/unittests/Dialect/BroadcastShapeTest.cpp | 2 +- .../Dialect/QuantOps/QuantizationUtilsTest.cpp | 2 +- .../Dialect/SPIRV/DeserializationTest.cpp | 4 +- mlir/unittests/Dialect/SPIRV/SerializationTest.cpp | 2 +- mlir/unittests/IR/AttributeTest.cpp | 2 +- mlir/unittests/IR/DialectTest.cpp | 2 +- mlir/unittests/IR/OperationSupportTest.cpp | 2 +- mlir/unittests/IR/StringExtrasTest.cpp | 2 +- mlir/unittests/Pass/AnalysisManagerTest.cpp | 2 +- mlir/unittests/Quantizer/Support/RulesTest.cpp | 2 +- .../Quantizer/Support/UniformSolversTest.cpp | 2 +- mlir/unittests/SDBM/SDBMTest.cpp | 2 +- mlir/unittests/Support/IndexedAccessorTest.cpp | 2 +- mlir/unittests/TableGen/EnumsGenTest.cpp | 22 +- mlir/unittests/TableGen/FormatTest.cpp | 45 +- mlir/unittests/TableGen/StructsGenTest.cpp | 2 +- mlir/unittests/TableGen/enums.td | 2 +- mlir/unittests/TableGen/structs.td | 2 +- mlir/utils/spirv/define_inst.sh | 2 +- mlir/utils/spirv/gen_spirv_dialect.py | 136 +- .../libomptarget/deviceRTLs/amdgcn/CMakeLists.txt | 1 + .../deviceRTLs/amdgcn/src/amdgcn_smid.hip | 61 + openmp/libomptarget/src/omptarget.cpp | 5 + openmp/libomptarget/src/rtl.cpp | 4 - .../api/omp_get_num_devices_with_empty_target.c | 30 + openmp/runtime/src/include/omp.h.var | 54 +- openmp/runtime/src/kmp.h | 54 +- openmp/runtime/src/kmp_affinity.h | 6 +- openmp/runtime/src/kmp_alloc.cpp | 58 +- openmp/runtime/src/z_Linux_util.cpp | 4 +- openmp/runtime/test/api/omp_alloc_def_fb.c | 6 +- openmp/runtime/test/api/omp_alloc_hbw.c | 6 +- openmp/runtime/test/api/omp_alloc_null_fb.c | 6 +- .../ompt/synchronization/reduction/tree_reduce.c | 10 +- polly/docs/ReleaseNotes.rst | 23 +- polly/docs/conf.py | 4 +- polly/include/polly/CodeGen/IslExprBuilder.h | 2 +- polly/include/polly/ScopBuilder.h | 12 + polly/include/polly/ScopInfo.h | 98 +- polly/include/polly/Support/SCEVAffinator.h | 8 +- polly/include/polly/Support/ScopHelper.h | 58 + polly/lib/Analysis/ScopBuilder.cpp | 62 +- polly/lib/Analysis/ScopDetection.cpp | 7 +- polly/lib/Analysis/ScopDetectionDiagnostic.cpp | 6 +- polly/lib/Analysis/ScopInfo.cpp | 46 +- polly/lib/CMakeLists.txt | 72 +- polly/lib/CodeGen/BlockGenerators.cpp | 8 +- polly/lib/CodeGen/LoopGenerators.cpp | 2 +- polly/lib/CodeGen/LoopGeneratorsKMP.cpp | 4 +- polly/lib/CodeGen/RuntimeDebugBuilder.cpp | 2 +- polly/lib/Exchange/JSONExporter.cpp | 21 +- polly/lib/Support/SCEVAffinator.cpp | 24 +- polly/lib/Support/ScopHelper.cpp | 10 + polly/lib/Support/ScopLocation.cpp | 2 +- .../lib/Transform/RewriteByReferenceParameters.cpp | 2 +- polly/unittests/ScopPassManager/CMakeLists.txt | 2 - pstl/docs/ReleaseNotes.rst | 8 +- pstl/include/pstl/internal/pstl_config.h | 2 +- pstl/test/pstl/version.pass.cpp | 4 +- 6223 files changed, 224583 insertions(+), 119832 deletions(-) delete mode 100644 .github/workflows/clang-tests.yml delete mode 100644 .github/workflows/libclc-tests.yml delete mode 100644 .github/workflows/lld-tests.yml delete mode 100644 .github/workflows/lldb-tests.yml delete mode 100644 .github/workflows/llvm-tests.yml create mode 100644 clang-tools-extra/clang-tidy/bugprone/MisplacedPointerArithmeti [...] create mode 100644 clang-tools-extra/clang-tidy/bugprone/MisplacedPointerArithmeti [...] create mode 100644 clang-tools-extra/clang-tidy/bugprone/ReservedIdentifierCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/bugprone/ReservedIdentifierCheck.h create mode 100644 clang-tools-extra/clang-tidy/cert/NonTrivialTypesLibcMemoryCall [...] create mode 100644 clang-tools-extra/clang-tidy/cert/NonTrivialTypesLibcMemoryCall [...] create mode 100644 clang-tools-extra/clang-tidy/tool/ClangTidyMain.h create mode 100644 clang-tools-extra/clang-tidy/tool/ClangTidyToolMain.cpp create mode 100644 clang-tools-extra/clang-tidy/utils/RenamerClangTidyCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/utils/RenamerClangTidyCheck.h delete mode 100644 clang-tools-extra/clangd/test/dependency-output.test create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-misplaced-poi [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-reserved-iden [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-dcl37-c.rst create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-dcl51-cpp.rst create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-oop57-cpp.rst create mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/bugprone-rese [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/bugprone-rese [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-misplaced-p [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-misplaced-p [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-reserved-id [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-reserved-id [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-reserved-id [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cert-oop57-cpp.cpp create mode 100644 clang-tools-extra/test/clang-tidy/checkers/readability-identifi [...] create mode 100644 clang/include/clang/AST/ParentMapContext.h create mode 100644 clang/include/clang/Analysis/FlowSensitive/DataflowWorklist.h create mode 100644 clang/include/clang/Basic/BuiltinsHexagonDep.def create mode 100644 clang/lib/AST/ParentMapContext.cpp create mode 100644 clang/lib/Sema/SemaAvailability.cpp create mode 100644 clang/lib/StaticAnalyzer/Checkers/ContainerModeling.cpp create mode 100644 clang/lib/StaticAnalyzer/Checkers/DebugContainerModeling.cpp create mode 100644 clang/test/Analysis/c11lock.c create mode 100644 clang/test/Analysis/container-modeling.cpp create mode 100644 clang/test/Analysis/debug-container-modeling.cpp create mode 100644 clang/test/Analysis/fuchsia_lock.c delete mode 100644 clang/test/Analysis/html_diagnostics/td-hotfix.c delete mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-macro.c delete mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-multiple.c delete mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-simple.c delete mode 100644 clang/test/CXX/over/over.match/over.match.best/p2.cpp delete mode 100644 clang/test/CXX/temp/temp.deduct/p5.cpp create mode 100644 clang/test/CodeCompletion/ctor-signature.cpp create mode 100644 clang/test/CodeCompletion/desig-init.cpp delete mode 100644 clang/test/CodeGen/PR44896.ll create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/bitwise-imm.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/cplusplus.cpp create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vmaxaq.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vmaxnmaq.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vminaq.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vminnmaq.c create mode 100644 clang/test/CodeGen/assume-aligned-and-alloc-align-attributes.c create mode 100644 clang/test/CodeGen/avx-builtins-constrained-cmp.c create mode 100644 clang/test/CodeGen/avx512f-builtins-constrained-cmp.c create mode 100644 clang/test/CodeGen/avx512vl-builtins-constrained-cmp.c create mode 100644 clang/test/CodeGen/builtins-hexagon-v67-audio.c create mode 100644 clang/test/CodeGen/builtins-hexagon-v67.c create mode 100644 clang/test/CodeGen/builtins-systemz-vector-constrained.c create mode 100644 clang/test/CodeGen/builtins-systemz-vector2-constrained.c create mode 100644 clang/test/CodeGen/builtins-systemz-zvector-constrained.c create mode 100644 clang/test/CodeGen/builtins-systemz-zvector2-constrained.c create mode 100644 clang/test/CodeGen/builtins-systemz-zvector3-constrained.c create mode 100644 clang/test/CodeGen/debug-info-sysroot.c delete mode 100644 clang/test/CodeGen/memcpy-no-nobuiltin-if-not-emitted.c delete mode 100644 clang/test/CodeGen/memcpy-no-nobuiltin-if-not-emitted.cpp create mode 100644 clang/test/CodeGen/sse-builtins-constrained-cmp.c create mode 100644 clang/test/CodeGen/sse2-builtins-constrained-cmp.c create mode 100644 clang/test/CodeGen/thinlto-distributed-newpm.ll create mode 100644 clang/test/CodeGen/xray-ignore-loops.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-auto-return.cpp create mode 100644 clang/test/CodeGenCXX/exceptions-seh-filter-uwtable.cpp delete mode 100644 clang/test/CodeGenCXX/ms-thunks-ehspec.cpp create mode 100644 clang/test/CodeGenCXX/thinlto-distributed-type-metadata.cpp delete mode 100644 clang/test/CodeGenCXX/thunks-ehspec.cpp create mode 100644 clang/test/CodeGenCXX/virtual-compare.cpp create mode 100644 clang/test/CodeGenHIP/printf-aggregate.cpp create mode 100644 clang/test/CodeGenHIP/printf.cpp create mode 100644 clang/test/CodeGenObjC/direct-properties.m create mode 100644 clang/test/CodeGenOpenCL/builtins-amdgcn-mfma.cl delete mode 100644 clang/test/CodeGenOpenCL/denorms-are-zero.cl delete mode 100644 clang/test/CodeGenOpenCL/gfx9-fp32-denorms.cl copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/cl-denorms-are-zero.cl delete mode 100644 clang/test/Driver/crash-report-with-asserts.c create mode 100644 clang/test/Driver/cuda-flush-denormals-to-zero.cu create mode 100644 clang/test/Driver/hip-printf.hip create mode 100644 clang/test/Lexer/Inputs/inc1.h create mode 100644 clang/test/Lexer/Inputs/inc2.h create mode 100644 clang/test/Lexer/SourceLocationsOverflow.c delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/A.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/B.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/C.h delete mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/module.modulemap delete mode 100644 clang/test/Modules/Inputs/objc_type_param.h delete mode 100644 clang/test/Modules/implicit-invalidate-chain.c delete mode 100644 clang/test/Modules/objc-type-param.m create mode 100644 clang/test/OpenMP/parallel_for_lastprivate_conditional.cpp create mode 100644 clang/test/PCH/codegen.cpp delete mode 100644 clang/test/PCH/cxx-attrs-packexpansion.cpp delete mode 100644 clang/test/PCH/cxx2a-constraints.cpp create mode 100644 clang/test/Parser/max-tokens.cpp create mode 100644 clang/test/Sema/overload-arm-mve.c delete mode 100644 clang/test/SemaCXX/microsoft-template-shadow.cpp create mode 100644 clang/test/SemaCXX/std-align-val-t-in-operator-new.cpp create mode 100644 clang/test/SemaObjC/method-direct-arc.m create mode 100644 clang/test/SemaOpenCL/builtins-amdgcn-error-gfx908-param.cl delete mode 100644 clang/test/SemaOpenCLCXX/address-space-castoperators.cl delete mode 100644 clang/test/SemaTemplate/instantiate-abbreviated-template.cpp delete mode 100644 clang/test/SemaTemplate/instantiate-template-argument.cpp delete mode 100644 clang/test/SemaTemplate/subst-into-subst.cpp delete mode 100644 clang/test/SemaTemplate/value-dependent-bitfield-cond.cpp delete mode 100644 compiler-rt/lib/builtins/riscv/int_mul_impl.inc delete mode 100644 compiler-rt/lib/builtins/riscv/muldi3.S create mode 100644 compiler-rt/lib/gwp_asan/tests/enable_disable.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/harness.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/iterate.cpp create mode 100644 compiler-rt/lib/lsan/lsan_common_fuchsia.cpp create mode 100644 compiler-rt/lib/lsan/lsan_fuchsia.cpp create mode 100644 compiler-rt/lib/lsan/lsan_fuchsia.h create mode 100644 compiler-rt/lib/lsan/lsan_posix.cpp create mode 100644 compiler-rt/lib/lsan/lsan_posix.h create mode 100644 compiler-rt/lib/profile/InstrProfilingBiasVar.c create mode 100644 compiler-rt/lib/sanitizer_common/sanitizer_procmaps_fuchsia.cpp create mode 100644 compiler-rt/lib/sanitizer_common/sanitizer_stoptheworld_fuchsia.cpp create mode 100644 compiler-rt/lib/scudo/standalone/memtag.h delete mode 100644 compiler-rt/test/profile/ContinuousSyncMode/lit.local.cfg.py create mode 100644 compiler-rt/test/profile/ContinuousSyncMode/runtime-counter-rel [...] delete mode 100644 compiler-rt/test/profile/Inputs/instrprof-gcov-multithread_fork.cpp delete mode 100644 compiler-rt/test/profile/instrprof-gcov-multithread_fork.test rename libc/{src/unistd => config/linux}/syscall.h.def (100%) create mode 100644 libc/src/sys/mman/linux/CMakeLists.txt create mode 100644 libc/src/sys/mman/linux/mmap.cpp create mode 100644 libc/src/sys/mman/linux/munmap.cpp delete mode 100644 libc/src/sys/mman/mmap.cpp delete mode 100644 libc/src/sys/mman/munmap.cpp delete mode 100644 libc/src/unistd/CMakeLists.txt create mode 100644 libc/test/src/sys/mman/linux/CMakeLists.txt create mode 100644 libc/test/src/sys/mman/linux/mmap_test.cpp delete mode 100644 libc/test/src/sys/mman/mmap_test.cpp create mode 100644 libc/utils/CPP/Array.h create mode 100644 libc/utils/CPP/ArrayRef.h create mode 100644 libc/utils/CPP/CMakeLists.txt create mode 100644 libc/utils/CPP/README.md create mode 100644 libc/utils/CPP/StringRef.h create mode 100644 libc/utils/CPP/TypeTraits.h create mode 100644 libc/utils/UnitTest/CMakeLists.txt create mode 100644 libc/utils/UnitTest/Test.cpp create mode 100644 libc/utils/UnitTest/Test.h create mode 100644 libc/utils/benchmarks/CMakeLists.txt create mode 100644 libc/utils/benchmarks/JSON.cpp create mode 100644 libc/utils/benchmarks/JSON.h create mode 100644 libc/utils/benchmarks/JSONTest.cpp create mode 100644 libc/utils/benchmarks/LibcBenchmark.cpp create mode 100644 libc/utils/benchmarks/LibcBenchmark.h create mode 100644 libc/utils/benchmarks/LibcBenchmarkTest.cpp create mode 100644 libc/utils/benchmarks/LibcMemoryBenchmark.cpp create mode 100644 libc/utils/benchmarks/LibcMemoryBenchmark.h create mode 100644 libc/utils/benchmarks/LibcMemoryBenchmarkMain.cpp create mode 100644 libc/utils/benchmarks/LibcMemoryBenchmarkMain.h create mode 100644 libc/utils/benchmarks/LibcMemoryBenchmarkTest.cpp create mode 100644 libc/utils/benchmarks/Memcmp.cpp create mode 100644 libc/utils/benchmarks/Memcpy.cpp create mode 100644 libc/utils/benchmarks/Memset.cpp create mode 100644 libc/utils/benchmarks/RATIONALE.md create mode 100644 libc/utils/benchmarks/README.md create mode 100644 libc/utils/benchmarks/configuration_big.json create mode 100644 libc/utils/benchmarks/configuration_small.json create mode 100644 libc/utils/benchmarks/render.py3 delete mode 100644 libcxx/test/libcxx/containers/sequences/vector.bool/trivial_for [...] create mode 100644 libcxx/test/libcxx/type_traits/is_scalar.objc.pass.mm create mode 100644 libcxx/test/libcxx/utilities/optional/block.objc.pass.mm delete mode 100644 lld/test/COFF/gc-dwarf.s delete mode 100644 lld/test/COFF/pdb-tpi-aligned-records.test create mode 100644 lld/test/COFF/pdbstripped.test delete mode 100644 lld/test/ELF/emit-relocs-debug.s delete mode 100644 lld/test/ELF/gc-sections-linkorder.s delete mode 100644 lld/test/ELF/gc-sections-linkorder2.s rename lld/test/ELF/{gc-sections-linkorder-err.s => gc-sections-metadata-err.s} (100%) create mode 100644 lld/test/ELF/gc-sections-metadata.s create mode 100644 lld/test/ELF/gc-sections-metadata2.s create mode 100644 lld/test/ELF/hexagon-tls-gd.s create mode 100644 lld/test/ELF/input-section-flags-diag1.test create mode 100644 lld/test/ELF/input-section-flags-diag2.test create mode 100644 lld/test/ELF/input-section-flags-diag3.test create mode 100644 lld/test/ELF/input-section-flags-keep.s create mode 100644 lld/test/ELF/input-section-flags.s create mode 100644 lld/test/ELF/linkerscript/at-self-reference.s rename lld/test/ELF/linkerscript/{discard-linkorder.s => discard-section-metadata. [...] delete mode 100644 lld/test/ELF/linkerscript/linkorder.s create mode 100644 lld/test/ELF/linkerscript/section-metadata.s rename lld/test/ELF/linkerscript/{linkorder2.s => section-metadata2.s} (100%) delete mode 100644 lld/test/ELF/linkorder-err.s delete mode 100644 lld/test/ELF/linkorder-err2.s create mode 100644 lld/test/ELF/lto/devirt_vcall_vis_public.ll create mode 100644 lld/test/ELF/section-metadata-err.s create mode 100644 lld/test/ELF/section-metadata-err2.s create mode 100644 lld/test/ELF/section-metadata-err3.s delete mode 100644 lldb/include/lldb/Symbol/ClangASTContext.h create mode 100644 lldb/include/lldb/Symbol/TypeSystemClang.h copy lldb/packages/Python/lldbsuite/test/{android/platform => commands/expression/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/complet [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/complet [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/complet [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/complet [...] copy lldb/packages/Python/lldbsuite/test/commands/{source/info/TestSourceInfo.py = [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/deletin [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/import- [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/import- [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/d [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/f [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/l [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/q [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/s [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/u [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/v [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/{ [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/w [...] rename lldb/packages/Python/lldbsuite/test/commands/expression/import-std-module/w [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/target/auto-instal [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/target/auto-instal [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/target/auto-instal [...] copy lldb/packages/Python/lldbsuite/test/{commands/expression/entry-bp => function [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/breakpoint/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/breakpoint/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/breakpoint/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/tail_call_f [...] copy lldb/packages/Python/lldbsuite/test/{api/check_public_api_headers => lang/cpp [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/covariant-return-t [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/covariant-return-t [...] copy lldb/packages/Python/lldbsuite/test/lang/objc/{objc-stepping => direct-dispat [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/objc/direct-dispatch-s [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/objc/direct-dispatch-s [...] delete mode 100644 lldb/scripts/swig_bot_lib/__init__.py delete mode 100644 lldb/source/Host/linux/ProcessLauncherLinux.cpp rename lldb/source/Plugins/Disassembler/{llvm => LLVMC}/CMakeLists.txt (100%) create mode 100644 lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.cpp rename lldb/source/Plugins/Disassembler/{llvm => LLVMC}/DisassemblerLLVMC.h (100%) delete mode 100644 lldb/source/Plugins/Disassembler/llvm/DisassemblerLLVMC.cpp delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/ASan/ASanRuntime.cpp delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/ASan/ASanRuntime.h create mode 100644 lldb/source/Plugins/InstrumentationRuntime/ASan/Instrumentation [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/ASan/Instrumentation [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/MainThreadChecker/In [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/MainThreadChecker/In [...] delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/MainThreadChecker/Ma [...] delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/MainThreadChecker/Ma [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/TSan/Instrumentation [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/TSan/Instrumentation [...] delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/TSan/TSanRuntime.cpp delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/TSan/TSanRuntime.h create mode 100644 lldb/source/Plugins/InstrumentationRuntime/UBSan/Instrumentatio [...] create mode 100644 lldb/source/Plugins/InstrumentationRuntime/UBSan/Instrumentatio [...] delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/UBSan/UBSanRuntime.cpp delete mode 100644 lldb/source/Plugins/InstrumentationRuntime/UBSan/UBSanRuntime.h delete mode 100644 lldb/source/Plugins/LanguageRuntime/Go/CMakeLists.txt create mode 100644 lldb/source/Plugins/ObjectFile/wasm/CMakeLists.txt create mode 100644 lldb/source/Plugins/ObjectFile/wasm/ObjectFileWasm.cpp create mode 100644 lldb/source/Plugins/ObjectFile/wasm/ObjectFileWasm.h create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/CMakeLists.txt create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp create mode 100644 lldb/source/Plugins/SymbolVendor/wasm/SymbolVendorWasm.h delete mode 100644 lldb/source/Symbol/ClangASTContext.cpp create mode 100644 lldb/source/Symbol/TypeSystemClang.cpp create mode 100644 lldb/test/Shell/Commands/command-breakpoint-col.test create mode 100644 lldb/test/Shell/Minidump/no-process-id.yaml create mode 100644 lldb/test/Shell/ObjectFile/wasm/basic.yaml create mode 100644 lldb/test/Shell/ObjectFile/wasm/embedded-debug-sections.yaml create mode 100644 lldb/test/Shell/ObjectFile/wasm/stripped-debug-sections.yaml create mode 100644 lldb/test/Shell/ObjectFile/wasm/unified-debug-sections.yaml create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/lit.local.cfg create mode 100644 lldb/test/Shell/ScriptInterpreter/Python/lit.local.cfg delete mode 100644 lldb/tools/debugserver/source/MacOSX/ppc/DNBArchImpl.cpp delete mode 100644 lldb/tools/debugserver/source/MacOSX/ppc/DNBArchImpl.h delete mode 100644 lldb/tools/lldb-mi/lldb-mi.exports delete mode 100644 lldb/unittests/Symbol/TestClangASTContext.cpp create mode 100644 lldb/unittests/Symbol/TestTypeSystemClang.cpp create mode 100644 lldb/utils/CMakeLists.txt create mode 100644 lldb/utils/lldb-repro/CMakeLists.txt create mode 100755 lldb/utils/lldb-repro/lldb-repro.py create mode 100644 llvm/docs/CommandGuide/locstats-compare.png create mode 100644 llvm/examples/LLJITExamples/LLJITWithLazyReexports/CMakeLists.txt create mode 100644 llvm/examples/LLJITExamples/LLJITWithLazyReexports/LLJITWithLaz [...] create mode 100644 llvm/examples/LLJITExamples/LLJITWithObjectLinkingLayerPlugin/C [...] create mode 100644 llvm/examples/LLJITExamples/LLJITWithObjectLinkingLayerPlugin/L [...] create mode 100644 llvm/include/llvm/CodeGen/MBFIWrapper.h create mode 100644 llvm/include/llvm/IR/IntrinsicsHexagonDep.td create mode 100644 llvm/include/llvm/Support/AllocatorBase.h create mode 100644 llvm/include/llvm/Transforms/Utils/AMDGPUEmitPrintf.h create mode 100644 llvm/lib/CodeGen/MBFIWrapper.cpp delete mode 100644 llvm/lib/CodeGen/RDFGraph.cpp delete mode 100644 llvm/lib/CodeGen/RDFLiveness.cpp delete mode 100644 llvm/lib/CodeGen/RDFRegisters.cpp delete mode 100644 llvm/lib/Extensions/CMakeLists.txt delete mode 100644 llvm/lib/Extensions/Extensions.cpp delete mode 100644 llvm/lib/Extensions/LLVMBuild.txt rename llvm/{include/llvm => lib}/Support/Windows/WindowsSupport.h (100%) delete mode 100644 llvm/lib/Target/AArch64/AArch64SchedThunderX3T110.td create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUCombine.td create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp create mode 100644 llvm/lib/Target/AMDGPU/SIPostRABundler.cpp create mode 100644 llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp create mode 100644 llvm/lib/Target/Hexagon/HexagonArch.h create mode 100644 llvm/lib/Target/Hexagon/HexagonDepMask.h delete mode 100644 llvm/lib/Target/Hexagon/HexagonInstrFormatsV5.td create mode 100644 llvm/lib/Target/Hexagon/HexagonScheduleV67.td create mode 100644 llvm/lib/Target/Hexagon/HexagonScheduleV67T.td create mode 100644 llvm/lib/Target/Hexagon/RDFGraph.cpp rename llvm/{include/llvm/CodeGen => lib/Target/Hexagon}/RDFGraph.h (100%) create mode 100644 llvm/lib/Target/Hexagon/RDFLiveness.cpp rename llvm/{include/llvm/CodeGen => lib/Target/Hexagon}/RDFLiveness.h (100%) create mode 100644 llvm/lib/Target/Hexagon/RDFRegisters.cpp rename llvm/{include/llvm/CodeGen => lib/Target/Hexagon}/RDFRegisters.h (100%) create mode 100644 llvm/lib/Target/PowerPC/PPCInstrPrefix.td create mode 100644 llvm/lib/Target/VE/MCTargetDesc/VEFixupKinds.h create mode 100644 llvm/lib/Target/VE/MCTargetDesc/VEMCExpr.cpp create mode 100644 llvm/lib/Target/VE/MCTargetDesc/VEMCExpr.h create mode 100644 llvm/lib/Target/VE/VEMachineFunctionInfo.cpp create mode 100644 llvm/lib/Target/VE/VEMachineFunctionInfo.h delete mode 100644 llvm/lib/Target/X86/ImmutableGraph.h delete mode 100644 llvm/lib/Target/X86/X86IndirectThunks.cpp create mode 100644 llvm/lib/Target/X86/X86InsertWait.cpp delete mode 100644 llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp delete mode 100644 llvm/lib/Target/X86/X86LoadValueInjectionRetHardening.cpp create mode 100644 llvm/lib/Target/X86/X86RetpolineThunks.cpp create mode 100644 llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp create mode 100644 llvm/test/Analysis/ConstantFolding/vscale.ll create mode 100644 llvm/test/Analysis/CostModel/ARM/mve-gather-scatter-cost.ll create mode 100644 llvm/test/Analysis/DivergenceAnalysis/AMDGPU/unreachable-loop-block.ll delete mode 100644 llvm/test/Analysis/ScalarEvolution/pr28705.ll create mode 100644 llvm/test/Assembler/thinlto-multiple-summaries-for-guid.ll create mode 100644 llvm/test/Bitcode/vscale-round-trip.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-mul-to-shl.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-atomic-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-load-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-store-metadata.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/opt-and-tbnz-tbz.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-frameaddr.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-returnaddr.ll create mode 100644 llvm/test/CodeGen/AArch64/early-ifcvt-regclass-mismatch.mir create mode 100644 llvm/test/CodeGen/AArch64/fastisel-debugvalue-undef.ll delete mode 100644 llvm/test/CodeGen/AArch64/fp-intrinsics.ll delete mode 100644 llvm/test/CodeGen/AArch64/funclet-match-add-sub-stack.ll create mode 100644 llvm/test/CodeGen/AArch64/settag-merge.ll create mode 100644 llvm/test/CodeGen/AArch64/settag-merge.mir create mode 100644 llvm/test/CodeGen/AArch64/sign-return-address-cfi-negate-ra-state.ll create mode 100644 llvm/test/CodeGen/AArch64/spillfill-sve.ll delete mode 100644 llvm/test/CodeGen/AArch64/strict-fp-int-promote.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-ffr-manipulation.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-vector-ba [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-vector-ba [...] delete mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-vector-base.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-loads-ff.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-loads-nf.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-vector- [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-vector- [...] delete mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-vector-base.ll delete mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm-2.ll delete mode 100644 llvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-vscale.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-int-mul.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-uniform-dsp.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-widening-pairwise-arith.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-mla-indexed.ll delete mode 100644 llvm/test/CodeGen/AArch64/vecreduce-fadd-legalization-strict.ll delete mode 100644 llvm/test/CodeGen/AArch64/vecreduce-fmax-legalization-nan.ll delete mode 100644 llvm/test/CodeGen/AArch64/vecreduce-fmul-legalization-strict.ll delete mode 100644 llvm/test/CodeGen/AArch64/wineh-unwindhelp-via-fp.ll create mode 100644 llvm/test/CodeGen/AArch64/xray-partial-instrumentation-skip-entry.ll create mode 100644 llvm/test/CodeGen/AArch64/xray-partial-instrumentation-skip-exit.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-atomicrmw-add-flat.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-atomicrmw-add-g [...] delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fadd.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fadd.s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fadd.s32.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fadd.s64.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fma.s32.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fmad.s32.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-insert-vector-elt.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-global.s96.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-add3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-or3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.xfail.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-getelementptr.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/lds-relocs.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sext-inreg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-shuffle-vector.s16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.append.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.consume.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.barrier.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.init.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.br.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.rel [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.v.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.interp.p1.f16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp8.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.permlane.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.atom [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.load [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.load [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.load.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.tbuffer.loa [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.tbuffer.load.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.softwqm.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.a [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.l [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.l [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.load.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.s [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.s [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.store.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.tbuffer. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.tbuffer.load.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wqm.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wwm.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn-buffer [...] delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fmul.l [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p1.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.interp.p2.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ps.live.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/write_register.ll create mode 100644 llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-fold-binop-select.ll create mode 100644 llvm/test/CodeGen/AMDGPU/cluster_stores.ll create mode 100644 llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memcpy-inline-fails.ll create mode 100644 llvm/test/CodeGen/AMDGPU/postra-bundle-memops.mir create mode 100644 llvm/test/CodeGen/AMDGPU/schedule-regpressure-limit-clustering.ll create mode 100644 llvm/test/CodeGen/AMDGPU/sdiv64.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/sdivrem64.ll create mode 100644 llvm/test/CodeGen/AMDGPU/sdivrem64.r600.ll create mode 100644 llvm/test/CodeGen/AMDGPU/srem64.ll create mode 100644 llvm/test/CodeGen/AMDGPU/tail-dup-bundle.mir create mode 100644 llvm/test/CodeGen/AMDGPU/udiv64.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/udivrem64.ll create mode 100644 llvm/test/CodeGen/AMDGPU/udivrem64.r600.ll create mode 100644 llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/urem64.ll create mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll delete mode 100644 llvm/test/CodeGen/ARM/machine-sink-multidef.ll delete mode 100644 llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-soft-float.ll delete mode 100644 llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-strict.ll delete mode 100644 llvm/test/CodeGen/ARM/vecreduce-fmul-legalization-strict.ll delete mode 100644 llvm/test/CodeGen/BPF/BTF/pruning-const.ll delete mode 100644 llvm/test/CodeGen/BPF/BTF/pruning-typedef.ll delete mode 100644 llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll delete mode 100644 llvm/test/CodeGen/BPF/CORE/store-addr.ll delete mode 100644 llvm/test/CodeGen/BPF/optnone-1.ll delete mode 100644 llvm/test/CodeGen/BPF/rodata_5.ll create mode 100644 llvm/test/CodeGen/Hexagon/df-min-max.ll create mode 100644 llvm/test/CodeGen/Hexagon/disable-const64-tinycore.ll create mode 100644 llvm/test/CodeGen/Hexagon/disable-const64.ll create mode 100644 llvm/test/CodeGen/Hexagon/feature-compound.ll create mode 100644 llvm/test/CodeGen/Hexagon/fminmax-v67.ll create mode 100644 llvm/test/CodeGen/Hexagon/fmul-v67.ll create mode 100644 llvm/test/CodeGen/Hexagon/intrinsics-v67.ll create mode 100644 llvm/test/CodeGen/Hexagon/tc_duplex.ll create mode 100644 llvm/test/CodeGen/Hexagon/tc_duplex_asm.ll create mode 100644 llvm/test/CodeGen/Hexagon/tc_sched.ll create mode 100644 llvm/test/CodeGen/Hexagon/tc_sched1.ll create mode 100644 llvm/test/CodeGen/Hexagon/tiny_bkfir_artdeps.ll create mode 100644 llvm/test/CodeGen/Hexagon/tiny_bkfir_loop_align.ll create mode 100644 llvm/test/CodeGen/Hexagon/tinycore.ll create mode 100644 llvm/test/CodeGen/Hexagon/vacopy.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg-deallocate-sp.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg-linux-abi.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg_align_check.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg_double_onstack.ll create mode 100644 llvm/test/CodeGen/Hexagon/vararg_named.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/ctlz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/ctlz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/ctpop.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/cttz.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctlz.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctpop.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/cttz.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/ctlz.mir delete mode 100644 llvm/test/CodeGen/PowerPC/2008-10-31-PPCF128Libcalls.ll create mode 100644 llvm/test/CodeGen/PowerPC/future-check-features.ll delete mode 100644 llvm/test/CodeGen/PowerPC/kernel-fp-round.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr43976.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr45186.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr45297.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr45301.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr45432.ll delete mode 100644 llvm/test/CodeGen/PowerPC/pr45709.ll create mode 100644 llvm/test/CodeGen/PowerPC/saturating-intrinsics.ll delete mode 100644 llvm/test/CodeGen/RISCV/interrupt-attr-callee.ll delete mode 100644 llvm/test/CodeGen/SystemZ/multiselect-02.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/clear-maskedinsts.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/dont-ignore-vctp.mir delete mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/dont-remove-loop-update3.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/incorrect-sub-16.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/incorrect-sub-32.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/incorrect-sub-8.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/matrix-debug.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/matrix.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/multiple-do-loops.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/remove-elem-moves.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/tail-pred-const.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/unrolled-and-vector.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vctp-subi3.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vctp-subri.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vctp-subri12.mir create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/bitwise-imm.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vmaxaq.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vmaxnmaq.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vminaq.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vminnmaq.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ind16-scaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ind16-unscaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ind32-scaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ind32-unscaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ind8-unscaled.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-scatter-ptrs.ll delete mode 100644 llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vld2-post.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vld4-post.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vst2-post.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vst4-post.ll create mode 100644 llvm/test/CodeGen/VE/addition.ll create mode 100644 llvm/test/CodeGen/VE/bitcast.ll create mode 100644 llvm/test/CodeGen/VE/branch1.ll create mode 100644 llvm/test/CodeGen/VE/call.ll create mode 100644 llvm/test/CodeGen/VE/callee.ll create mode 100644 llvm/test/CodeGen/VE/callstruct.ll create mode 100644 llvm/test/CodeGen/VE/cast.ll create mode 100644 llvm/test/CodeGen/VE/constants.ll create mode 100644 llvm/test/CodeGen/VE/div.ll create mode 100644 llvm/test/CodeGen/VE/fp_add.ll create mode 100644 llvm/test/CodeGen/VE/fp_div.ll create mode 100644 llvm/test/CodeGen/VE/fp_mul.ll create mode 100644 llvm/test/CodeGen/VE/fp_sub.ll create mode 100644 llvm/test/CodeGen/VE/fp_to_int.ll create mode 100644 llvm/test/CodeGen/VE/int_to_fp.ll create mode 100644 llvm/test/CodeGen/VE/left_shift.ll create mode 100644 llvm/test/CodeGen/VE/load-align1.ll create mode 100644 llvm/test/CodeGen/VE/load-align2.ll create mode 100644 llvm/test/CodeGen/VE/load-align4.ll create mode 100644 llvm/test/CodeGen/VE/load-align8.ll create mode 100644 llvm/test/CodeGen/VE/load.ll create mode 100644 llvm/test/CodeGen/VE/load_gv.ll create mode 100644 llvm/test/CodeGen/VE/max.ll create mode 100644 llvm/test/CodeGen/VE/min.ll create mode 100644 llvm/test/CodeGen/VE/multiply.ll create mode 100644 llvm/test/CodeGen/VE/rem.ll create mode 100644 llvm/test/CodeGen/VE/right_shift.ll create mode 100644 llvm/test/CodeGen/VE/select.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf32i.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64c.ll create mode 100644 llvm/test/CodeGen/VE/selectccf64i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci32i.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64c.ll create mode 100644 llvm/test/CodeGen/VE/selectcci64i.ll create mode 100644 llvm/test/CodeGen/VE/setccf32.ll create mode 100644 llvm/test/CodeGen/VE/setccf32i.ll create mode 100644 llvm/test/CodeGen/VE/setccf64.ll create mode 100644 llvm/test/CodeGen/VE/setccf64i.ll create mode 100644 llvm/test/CodeGen/VE/setcci32.ll create mode 100644 llvm/test/CodeGen/VE/setcci32i.ll create mode 100644 llvm/test/CodeGen/VE/setcci64.ll create mode 100644 llvm/test/CodeGen/VE/setcci64i.ll create mode 100644 llvm/test/CodeGen/VE/store-align1.ll create mode 100644 llvm/test/CodeGen/VE/store-align2.ll create mode 100644 llvm/test/CodeGen/VE/store-align4.ll create mode 100644 llvm/test/CodeGen/VE/store-align8.ll create mode 100644 llvm/test/CodeGen/VE/store.ll create mode 100644 llvm/test/CodeGen/VE/store_gv.ll create mode 100644 llvm/test/CodeGen/VE/subtraction.ll create mode 100644 llvm/test/CodeGen/WebAssembly/debugtest-opt.ll create mode 100644 llvm/test/CodeGen/WebAssembly/reference-types.ll create mode 100644 llvm/test/CodeGen/X86/align-branch-boundary-suppressions-tls.ll delete mode 100644 llvm/test/CodeGen/X86/asm-modifier2.ll delete mode 100644 llvm/test/CodeGen/X86/branchfolding-ehpad.mir create mode 100644 llvm/test/CodeGen/X86/flt-rounds.ll create mode 100644 llvm/test/CodeGen/X86/fold-add-pcrel.ll delete mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-cm-lager.ll delete mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll delete mode 100644 llvm/test/CodeGen/X86/lvi-hardening-gadget-graph.ll delete mode 100644 llvm/test/CodeGen/X86/lvi-hardening-indirectbr.ll delete mode 100644 llvm/test/CodeGen/X86/lvi-hardening-loads.ll delete mode 100644 llvm/test/CodeGen/X86/lvi-hardening-ret.ll create mode 100644 llvm/test/CodeGen/X86/memcpy-inline.ll delete mode 100644 llvm/test/CodeGen/X86/pr44812.ll delete mode 100644 llvm/test/CodeGen/X86/pr45443.ll delete mode 100644 llvm/test/CodeGen/X86/vec_round.ll create mode 100644 llvm/test/CodeGen/X86/xray-ignore-loop-detection.ll create mode 100644 llvm/test/CodeGen/X86/xray-partial-instrumentation-skip-entry.ll create mode 100644 llvm/test/CodeGen/X86/xray-partial-instrumentation-skip-exit.ll create mode 100644 llvm/test/DebugInfo/AArch64/pr40709.ll create mode 100644 llvm/test/DebugInfo/AArch64/unretained-declaration-subprogram.ll delete mode 100644 llvm/test/DebugInfo/Generic/global-sra-struct-zero-length.ll create mode 100644 llvm/test/DebugInfo/MIR/ARM/subregister-full-piece.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/dbgcall-site-partial-describe.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/livedebugvalues-ignores-metaInstruc [...] create mode 100644 llvm/test/DebugInfo/X86/DW_OP_call_ref_ver2.s create mode 100644 llvm/test/DebugInfo/X86/debug-info-auto-return.ll create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-aranges.s create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-debug-pubnames.s create mode 100644 llvm/test/DebugInfo/X86/fission-call-site.ll create mode 100644 llvm/test/DebugInfo/X86/lto-cross-cu-call-origin-ref.ll create mode 100644 llvm/test/DebugInfo/X86/split-dwarf-sysroot.ll create mode 100644 llvm/test/DebugInfo/X86/stack-arg-deref.ll create mode 100644 llvm/test/DebugInfo/symbolize-build-id-error.test create mode 100644 llvm/test/DebugInfo/symbolize-paths.s create mode 100644 llvm/test/Instrumentation/InstrProfiling/runtime-counter-relocation.ll delete mode 100644 llvm/test/Linker/Inputs/module-max-warn.ll delete mode 100644 llvm/test/Linker/module-max-warn.ll create mode 100644 llvm/test/MC/AArch64/directives-case_insensitive.s delete mode 100644 llvm/test/MC/ARM/pcrel-global.s create mode 100644 llvm/test/MC/AsmParser/directive_case_insensitive.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-lol.txt create mode 100644 llvm/test/MC/Disassembler/PowerPC/future-invalid.txt create mode 100644 llvm/test/MC/Disassembler/PowerPC/futureinsts.txt create mode 100644 llvm/test/MC/Hexagon/PacketRules/restrict_slot1_aok.s create mode 100644 llvm/test/MC/Hexagon/audio.s create mode 100644 llvm/test/MC/Hexagon/cmpyrw.s create mode 100644 llvm/test/MC/Hexagon/extensions/v67_hvx.s create mode 100644 llvm/test/MC/Hexagon/extensions/v67t_audio.s create mode 100644 llvm/test/MC/Hexagon/smallcore_dis.s create mode 100644 llvm/test/MC/Hexagon/v67.s create mode 100644 llvm/test/MC/Hexagon/v67_all.s create mode 100644 llvm/test/MC/Hexagon/v67t_align.s create mode 100644 llvm/test/MC/Hexagon/v67t_arch.s create mode 100644 llvm/test/MC/Hexagon/v67t_option.s create mode 100644 llvm/test/MC/PowerPC/future-errors.s create mode 100644 llvm/test/MC/PowerPC/future.s create mode 100644 llvm/test/MC/WebAssembly/debug-localvar.ll delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.i386 delete mode 100755 llvm/test/Object/Inputs/elf-versioning-test.x86_64 delete mode 100644 llvm/test/Object/Inputs/elfver.S delete mode 100644 llvm/test/Object/Inputs/elfver.script delete mode 100644 llvm/test/Object/Inputs/no-section-header-string-table.elf-x86-64 delete mode 100644 llvm/test/Object/Inputs/no-section-table.so delete mode 100644 llvm/test/Object/no-section-header-string-table.test delete mode 100644 llvm/test/Object/no-section-table.test delete mode 100644 llvm/test/Object/readobj-absent.test delete mode 100644 llvm/test/Object/readobj-elf-versioning.test copy clang/test/CodeGen/Inputs/pgotestir.profraw => llvm/test/Other/Inputs/new-pm- [...] copy llvm/test/Other/Inputs/{new-pm-pgo.prof => new-pm-thinlto-samplepgo-defaults. [...] create mode 100644 llvm/test/Other/new-pm-thinlto-postlink-pgo-defaults.ll create mode 100644 llvm/test/Other/new-pm-thinlto-postlink-samplepgo-defaults.ll create mode 100644 llvm/test/Other/new-pm-thinlto-prelink-pgo-defaults.ll create mode 100644 llvm/test/Other/new-pm-thinlto-prelink-samplepgo-defaults.ll create mode 100644 llvm/test/Other/opt-override-frame-pointer.ll create mode 100644 llvm/test/TableGen/GlobalISelEmitter-input-discard.td create mode 100644 llvm/test/ThinLTO/X86/Inputs/import-constant.ll create mode 100644 llvm/test/ThinLTO/X86/Inputs/import-ro-constant-bar.ll create mode 100644 llvm/test/ThinLTO/X86/Inputs/import-ro-constant-foo.ll create mode 100644 llvm/test/ThinLTO/X86/devirt_vcall_vis_hidden.ll create mode 100644 llvm/test/ThinLTO/X86/devirt_vcall_vis_public.ll create mode 100644 llvm/test/ThinLTO/X86/import-constant.ll create mode 100644 llvm/test/ThinLTO/X86/import-ro-constant.ll create mode 100644 llvm/test/Transforms/Attributor/ArgumentPromotion/alignment.ll delete mode 100644 llvm/test/Transforms/CodeGenPrepare/PowerPC/lit.local.cfg delete mode 100644 llvm/test/Transforms/CodeGenPrepare/PowerPC/split-store-alignment.ll delete mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/split-store-alignment.ll delete mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/GlobalDCE/virtual-functions-novfe.ll create mode 100644 llvm/test/Transforms/HotColdSplit/split-out-dbg-label.ll create mode 100644 llvm/test/Transforms/HotColdSplit/stale-assume-in-original-func.ll create mode 100644 llvm/test/Transforms/HotColdSplit/transfer-debug-info.ll create mode 100644 llvm/test/Transforms/HotColdSplit/update-split-loop-metadata.ll create mode 100644 llvm/test/Transforms/IndVarSimplify/pr28705.ll delete mode 100644 llvm/test/Transforms/IndVarSimplify/pr45835.ll create mode 100644 llvm/test/Transforms/IndVarSimplify/preserve-memoryssa.ll delete mode 100644 llvm/test/Transforms/InstCombine/intptr8.ll delete mode 100644 llvm/test/Transforms/InstCombine/pr44541.ll delete mode 100644 llvm/test/Transforms/InstCombine/pr44835.ll delete mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/LCSSA/pr44320.ll delete mode 100644 llvm/test/Transforms/LICM/callbr-crash.ll create mode 100644 llvm/test/Transforms/LICM/hoist-alloca.ll create mode 100644 llvm/test/Transforms/LoopPredication/unswitch-exit-loop.ll create mode 100644 llvm/test/Transforms/LoopRotate/multiple-deopt-exits.ll create mode 100644 llvm/test/Transforms/LoopUnroll/opt-levels.ll create mode 100644 llvm/test/Transforms/LoopUnroll/partial-unroll-dead-instructions.ll create mode 100644 llvm/test/Transforms/LoopUnrollAndJam/opt-levels.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/nontemporal-load-store.ll create mode 100644 llvm/test/Transforms/LoopVectorize/ARM/mve-reduce.ll delete mode 100644 llvm/test/Transforms/LoopVectorize/X86/assume.ll create mode 100644 llvm/test/Transforms/LoopVectorize/assume.ll create mode 100644 llvm/test/Transforms/LoopVectorize/check-prof-info.ll create mode 100644 llvm/test/Transforms/LoopVectorize/reduction-order.ll create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/remarks-shared-subtrees.ll create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/remarks.ll create mode 100644 llvm/test/Transforms/PGOProfile/counter_promo_exit_catchswitch.ll create mode 100644 llvm/test/Transforms/PGOProfile/indirect_call_profile_funclet.ll create mode 100644 llvm/test/Transforms/PGOProfile/memop_profile_funclet.ll delete mode 100644 llvm/test/Transforms/PhaseOrdering/min-max-abs-cse.ll delete mode 100644 llvm/test/Transforms/SCCP/float-phis.ll delete mode 100644 llvm/test/Transforms/SCCP/int-phis.ll delete mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll delete mode 100644 llvm/test/Transforms/SCCP/range-and.ll create mode 100644 llvm/test/Transforms/SeparateConstOffsetFromGEP/test-add-sub-se [...] delete mode 100644 llvm/test/Transforms/SimplifyCFG/callbr-destinations.ll create mode 100644 llvm/test/Transforms/WholeProgramDevirt/Inputs/devirt-bad-index.ll create mode 100644 llvm/test/Transforms/WholeProgramDevirt/Inputs/devirt-single-im [...] create mode 100644 llvm/test/Transforms/WholeProgramDevirt/devirt-single-impl2.ll create mode 100644 llvm/test/Verifier/memcpy-inline.ll create mode 100644 llvm/test/tools/dsymutil/X86/Inputs/call-site-entry.c create mode 100755 llvm/test/tools/dsymutil/X86/Inputs/call-site-entry.macho.x86_64 create mode 100644 llvm/test/tools/dsymutil/X86/Inputs/call-site-entry.macho.x86_64.o create mode 100644 llvm/test/tools/dsymutil/X86/call-site-entry-linking.test create mode 100644 llvm/test/tools/gold/X86/devirt_vcall_vis_public.ll create mode 100644 llvm/test/tools/llc/aix-pic-setting.ll create mode 100644 llvm/test/tools/llvm-cov/export_functions-lcov.test create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_aranges-error.s create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/dw_op_regval_type.s create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/stats-mulitple-cu-out-of-line.ll create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/stats-multiple-cu-members.ll create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/stats-multiple-cu-same-name.ll create mode 100644 llvm/test/tools/llvm-exegesis/X86/latency-LEA64_32r.s create mode 100644 llvm/test/tools/llvm-ml/basic.test create mode 100644 llvm/test/tools/llvm-ml/run.test create mode 100644 llvm/test/tools/llvm-nm/X86/nm-no-symbols-local-only.yaml create mode 100644 llvm/test/tools/llvm-objcopy/COFF/set-section-flags.test delete mode 100644 llvm/test/tools/llvm-objcopy/tool-name.test create mode 100644 llvm/test/tools/llvm-objcopy/wasm/basic-archive-copy.test create mode 100644 llvm/test/tools/llvm-objcopy/wasm/basic-copy.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/elf-relr-relocs1.s delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/elf-relr-relocs2.s delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-i386 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-ppc64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/gnuhash.so.elf-x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/rpath.exe.elf-x86_64 create mode 100644 llvm/test/tools/llvm-readobj/ELF/hash-table.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/needed-libs.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/rpath.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/sections-no-section-header-str [...] create mode 100644 llvm/test/tools/llvm-symbolizer/discriminator.test create mode 100644 llvm/test/tools/llvm-symbolizer/wasm-basic.s create mode 100644 llvm/test/tools/llvm-xray/AArch64/extract-instrmap-aarch64-mang [...] create mode 100644 llvm/test/tools/obj2yaml/macho-DWARF-debug_aranges-error.yaml create mode 100644 llvm/test/tools/obj2yaml/relr-section.yaml create mode 100644 llvm/test/tools/yaml2obj/ELF/relr-section.yaml delete mode 100644 llvm/tools/llvm-exegesis/lib/Latency.cpp delete mode 100644 llvm/tools/llvm-exegesis/lib/Latency.h create mode 100644 llvm/tools/llvm-exegesis/lib/LatencyBenchmarkRunner.cpp create mode 100644 llvm/tools/llvm-exegesis/lib/LatencyBenchmarkRunner.h create mode 100644 llvm/tools/llvm-exegesis/lib/ParallelSnippetGenerator.cpp create mode 100644 llvm/tools/llvm-exegesis/lib/ParallelSnippetGenerator.h create mode 100644 llvm/tools/llvm-exegesis/lib/SerialSnippetGenerator.cpp create mode 100644 llvm/tools/llvm-exegesis/lib/SerialSnippetGenerator.h delete mode 100644 llvm/tools/llvm-exegesis/lib/Uops.cpp delete mode 100644 llvm/tools/llvm-exegesis/lib/Uops.h create mode 100644 llvm/tools/llvm-exegesis/lib/UopsBenchmarkRunner.cpp create mode 100644 llvm/tools/llvm-exegesis/lib/UopsBenchmarkRunner.h create mode 100644 llvm/tools/llvm-ml/CMakeLists.txt create mode 100644 llvm/tools/llvm-ml/Disassembler.cpp create mode 100644 llvm/tools/llvm-ml/Disassembler.h create mode 100644 llvm/tools/llvm-ml/llvm-ml.cpp create mode 100644 llvm/tools/llvm-objcopy/wasm/Object.h create mode 100644 llvm/tools/llvm-objcopy/wasm/Reader.cpp create mode 100644 llvm/tools/llvm-objcopy/wasm/Reader.h create mode 100644 llvm/tools/llvm-objcopy/wasm/WasmObjcopy.cpp create mode 100644 llvm/tools/llvm-objcopy/wasm/WasmObjcopy.h create mode 100644 llvm/tools/llvm-objcopy/wasm/Writer.cpp create mode 100644 llvm/tools/llvm-objcopy/wasm/Writer.h delete mode 100644 llvm/unittests/ADT/MakeUniqueTest.cpp create mode 100644 llvm/unittests/Analysis/LoadsTest.cpp create mode 100644 llvm/unittests/DebugInfo/DWARF/DWARFDebugArangeSetTest.cpp create mode 100644 llvm/unittests/Target/PowerPC/AIXRelocModelTest.cpp create mode 100644 llvm/unittests/Target/PowerPC/CMakeLists.txt create mode 100644 llvm/unittests/Transforms/Utils/LoopRotationUtilsTest.cpp create mode 100644 llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp create mode 100644 llvm/unittests/tools/llvm-exegesis/Mips/TestBase.h delete mode 100755 llvm/utils/GetRepositoryPath create mode 100644 llvm/utils/gn/secondary/llvm/tools/llvm-ml/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/unittests/Target/PowerPC/BUILD.gn delete mode 100755 llvm/utils/release/merge-git.sh delete mode 100755 llvm/utils/release/merge.sh delete mode 100755 llvm/utils/release/tag.sh create mode 100644 mlir/cmake/modules/AddMLIR.cmake create mode 100644 mlir/cmake/modules/CMakeLists.txt create mode 100644 mlir/docs/CMakeLists.txt create mode 100644 mlir/docs/ShapeInference.md create mode 100644 mlir/docs/doxygen-mainpage.dox create mode 100644 mlir/docs/doxygen.cfg.in delete mode 100644 mlir/examples/toy/Ch4/mlir/DeadFunctionEliminationPass.cpp delete mode 100644 mlir/examples/toy/Ch5/mlir/DeadFunctionEliminationPass.cpp delete mode 100644 mlir/examples/toy/Ch6/mlir/DeadFunctionEliminationPass.cpp delete mode 100644 mlir/examples/toy/Ch7/mlir/DeadFunctionEliminationPass.cpp delete mode 100644 mlir/include/mlir/Dialect/Linalg/Utils/Intrinsics.h create mode 100644 mlir/include/mlir/Dialect/OpenMP/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/OpenMP/OpenMPDialect.h create mode 100644 mlir/include/mlir/Dialect/OpenMP/OpenMPOps.td delete mode 100644 mlir/include/mlir/Dialect/VectorOps/Utils.h create mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorUtils.h delete mode 100644 mlir/include/mlir/TableGen/ODSDialectHook.h delete mode 100644 mlir/lib/Analysis/VectorAnalysis.cpp create mode 100644 mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.td create mode 100644 mlir/lib/Dialect/GPU/Transforms/AllReduceLowering.cpp create mode 100644 mlir/lib/Dialect/Linalg/Analysis/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Linalg/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Linalg/IR/LinalgRegistration.cpp delete mode 100644 mlir/lib/Dialect/Linalg/LinalgRegistration.cpp create mode 100644 mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt create mode 100644 mlir/lib/Dialect/OpenMP/CMakeLists.txt create mode 100644 mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp create mode 100644 mlir/lib/Dialect/VectorOps/VectorUtils.cpp create mode 100644 mlir/lib/Transforms/SymbolDCE.cpp create mode 100644 mlir/test/Conversion/GPUToSPIRV/if.mlir create mode 100644 mlir/test/Dialect/GPU/all-reduce.mlir create mode 100644 mlir/test/Dialect/Linalg/canonicalize.mlir create mode 100644 mlir/test/Dialect/OpenMP/ops.mlir create mode 100644 mlir/test/Dialect/VectorOps/vector-slices-transforms.mlir create mode 100644 mlir/test/IR/test-symbol-dce.mlir create mode 100644 mlir/test/lib/Transforms/TestAllReduceLowering.cpp create mode 100644 mlir/test/mlir-tblgen/llvm-intrinsics.td create mode 100644 mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp create mode 100644 openmp/libomptarget/deviceRTLs/amdgcn/src/amdgcn_smid.hip create mode 100644 openmp/libomptarget/test/api/omp_get_num_devices_with_empty_target.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 3 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2021