Tcwg-commits February 2021

tcwg-commits@lists.linaro.org

5 participants
4395 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (4100e69996 -> 959ab8e63a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/binutils-gdb. from 4100e69996 Automatic date update in version.in adds 0da7136ac1 DWARF-5: Fix parsing DWARF-5 line number tables adds 1ae65e19b2 DWARF-5: Ignore empty range in DWARF-5 line number tables adds 74c2eff559 as: Automatically enable DWARF5 support adds a2aa107b13 PR27218, memory access violation in dwarf2dbg.c adds b1e65c1026 Fix thinko in objcopy's memory freeing code. adds 6dcfc42f68 Segmentation fault i386-gen adds 9010a66f2d PR26483, ASAN: ppc_elf_link_params elf32-ppc.c:2314 adds 0004f3b30c PR26492, ASAN: ppc64_elf_before_check_relocs elf64-ppc.c:4337 adds e658f42c0f PR26489, ASAN: ppc64_elf_size_stubs elf64-ppc.c:13389 adds 7601b250d5 power10 on ppc32 adds 662f9a9109 R_PPC64_GOT_LO_DS and R_PPC64_GOT_HA sanity check adds 02f225e4de POWER10: Add Return-Oriented Programming instructions adds 756beae668 gold: Skip address size and segment selector for DWARF5 new 9107f37953 Don't assert at ldwrite.c:212 new 7ed5ed075b PR27259, SHF_LINK_ORDER self-link new 3bcf28ab4a GNU Binutils 2.35.2 Release new 959ab8e63a Reset development to true The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 55 ++ bfd/configure | 20 +- bfd/dwarf2.c | 5 +- bfd/elf32-ppc.c | 5 +- bfd/elf64-ppc.c | 17 +- bfd/elflink.c | 24 +- bfd/po/bfd.pot | 281 +++--- bfd/version.m4 | 2 +- binutils/ChangeLog | 13 + binutils/configure | 20 +- binutils/objcopy.c | 2 +- binutils/po/binutils.pot | 948 +++++++++--------- elfcpp/ChangeLog | 4 + gas/ChangeLog | 40 + gas/config/tc-ppc.c | 3 +- gas/configure | 20 +- gas/dwarf2dbg.c | 28 +- gas/po/gas.pot | 1722 +++++++++++++++++---------------- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/ppc/ppc.exp | 2 + gas/testsuite/gas/ppc/rop-checks.d | 3 + gas/testsuite/gas/ppc/rop-checks.l | 17 + gas/testsuite/gas/ppc/rop-checks.s | 18 + gas/testsuite/gas/ppc/rop.d | 27 + gas/testsuite/gas/ppc/rop.s | 21 + gold/ChangeLog | 12 + gold/dwarf_reader.cc | 4 + gold/po/gold.pot | 474 ++++----- gprof/ChangeLog | 7 + gprof/configure | 20 +- gprof/po/gprof.pot | 2 +- include/ChangeLog | 4 + ld/ChangeLog | 19 + ld/configure | 20 +- ld/ldelf.c | 20 +- ld/po/ld.pot | 171 ++-- opcodes/ChangeLog | 20 + opcodes/configure | 20 +- opcodes/i386-gen.c | 2 + opcodes/po/opcodes.pot | 68 +- opcodes/ppc-opc.c | 46 +- 42 files changed, 2316 insertions(+), 1894 deletions(-) create mode 100644 gas/testsuite/gas/ppc/rop-checks.d create mode 100644 gas/testsuite/gas/ppc/rop-checks.l create mode 100644 gas/testsuite/gas/ppc/rop-checks.s create mode 100644 gas/testsuite/gas/ppc/rop.d create mode 100644 gas/testsuite/gas/ppc/rop.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (dcb87186 -> 1ca65ef5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards dcb87186 0: update: binutils-gcc-linux-qemu: all new 1ca65ef5 0: update: binutils-gcc-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (dcb87186) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 211 +- 02-prepare_abe/console.log | 320 +- 03-build_abe-binutils/console.log | 11389 +++++------ 04-build_abe-stage1/console.log | 13955 +++++++------- 05-build_linux/console.log | 693 +- 06-build_abe-qemu/console.log | 4494 ++--- 07-boot_linux/console.log | 6 +- 08-check_regression/console.log | 12 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 12 +- 09-update_baseline/results.regressions | 2 +- console.log | 31092 +++++++++++++++--------------- jenkins/manifest.sh | 18 +- results | 2 +- 14 files changed, 31158 insertions(+), 31050 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_debug updated (e62bb7f0834 -> 2b5af103482)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_debug in repository toolchain/ci/gcc. from e62bb7f0834 Daily bump. adds efc9ccbfd0c varpool: Restore GENERIC TREE_READONLY automatic var optimi [...] adds da5c25f3710 Rename PROP_trees to PROP_gimple adds 003f0414291 Fortran: Fix ICE due to elemental procedure pointers [PR98472]. adds 6cf43433750 testsuite: Fix TBAA in {sse,avx}*and*p[sd]*.c tests adds 530b1d68876 Fix ICE for [PR target/98833]. adds 686b1cdfdc4 libgcc, i386: Add .note.GNU-stack sections to the ms sse/av [...] adds 4225af228b5 Fortran: Fix ICE due to elemental procedure pointers [PR93924/5]. adds f004d6d9fab libstdc++: Add string contains member functions for C++2b adds 9d66505a5df aarch64: Use RTL builtins for integer mla_n intrinsics adds a199da782fc libstdc++: Optimize std::string_view::find [PR 66414] adds d2201ac0df4 aarch64: Use RTL builtins for integer mls intrinsics adds 3fd10728cb1 aarch64: Use RTL builtins for integer mls_n intrinsics adds c91db798ec6 tree-optimization/98854 - avoid some PHI BB vectorization adds 2bcceb6fc59 libstdc++: Add std::experimental::simd from the Parallelism TS 2 adds 02e32295b28 libstdc++: Add simd testsuite adds c31a633e13f libstdc++: Use printf to print control characters adds d53a4f9b681 aarch64: Use RTL builtins for [su]mlal intrinsics adds 3670dbe4905 libstdc++: Regenerate libstdc++ HTML docs adds 7a279bed24e Combine patterns for p10 load-cmpi fusion adds 55163419211 aarch64: Fix up *aarch64_bfxilsi_uxtw [PR98853] adds 9cd7c32549f c++: Dependent using enum [PR97874] adds 081c96621da [PR97684] IRA: Recalculate pseudo classes if we added new p [...] adds 1cdca4261e8 Fix strides for C descriptors with stride > 2. adds aa69f0a8203 Daily bump. adds f76d0d86454 RISC-V: Fix -march option parsing when extension exists. adds fbe37371cf3 rs6000: Fix vec insert ilp32 ICE and test failures [PR98799] adds a523add327c rtl-optimization/80960 - avoid creating garbage RTL in DSE adds c392d040f6c c++: Some C++20 and C++23 option help fixes adds 33a7a93218b PR fortran/86470 - ICE with OpenMP, class(*) allocatable adds f7a6d314e7f Fix LTO bootstrap on Windows adds fdb904a1822 aarch64: Reimplement vshrn_n* intrinsics using builtins adds d61ca09ec93 aarch64: Reimplement vshrn_high_n* intrinsics using builtins adds af66f4f1b06 c++: header unit template alias merging [PR 98770] adds 87301e3956d aarch64: Use RTL builtins for [su]mlal_n intrinsics adds ff119f340e4 aarch64: Fix gcc.target/aarch64/narrow_high-intrinsics.c testism adds 8a8e515c2bf aarch64: Use RTL builtins for [su]mlsl_n intrinsics adds 6bb207b468d c++: Fix up handling of register ... asm ("...") vars in te [...] adds e11e5d3889f Map long double built-ins correctly with IEEE 128-bit long double. adds e28bd09498b testsuite: Fix up a testcase to find the right ISO_Fort [...] adds 31a0ab9213f arm: Adjust cost of vector of constant zero adds a054608c9c4 libstdc++: Fix copyright dates for simd headers and tests adds 513ee7d2cd9 tree: Don't reuse types if TYPE_USER_ALIGN differ [PR94775] adds 850a8ec54c4 c++: Fix -Weffc++ in templates [PR98841] adds e6bce7fe17b gccgo driver: always act as though -g is passed adds 85d04a2ecb7 Daily bump. adds f8f5388c9e9 c++: Fix infinite looping with invalid operator [PR96137] adds 280a59d9211 testsuite: Run vec_insert case on P8 and P9 with option specified adds 9c445c07cda expand: Fix up find_bb_boundaries [PR98331] adds e7429bc9d60 arm: Fix up -mcpu=iwmmxt ICEs [PR98849] adds a8c455bafde rtl-optimization/98144 - tame REE memory usage adds f4e426f7bd7 tree-optimization/97627 - Avoid computing niters for fake edges adds cb52e59e338 rtl-optimization/98863 - fix PRE/CPROP memory usage check adds 0833e3e1ff1 change unit of --param max-gcse-memory to kB adds e053f96a9f5 aarch64: Use RTL builtins for [su]mlsl_lane[q] intrinsics adds cb995de62aa aarch64: Reimplement vaddlv* intrinsics using builtins adds d5e0d1f1d2c aarch64: Reimplement vabal* intrinsics using builtins adds 9f499a86b29 aarch64: Re-implement vabal_high* intrinsics using builtins adds 9b588cfb428 aarch64: Reimplement vabdl_high* intrinsics using builtins adds ee4c4fe289e aarch64: Use RTL builtins for [su]mull_n intrinsics adds a7f52181a6a rtl-optimization/98863 - tame i386 specific RPAD pass adds 2dd1f944547 tree-optimization/98866 - Compile time hog in VRP adds 83bdc9f7034 c++: Fix unordered entity array [PR 98843] adds 91a95ad2ae0 [PATCH, rs6000] improve vec_ctf invalid parameter handling. adds 726b7aa004d libgo: update to Go1.16rc1 adds 7f9f83ef300 [PR97701] LRA: Don't narrow class only for REG or MEM. adds eb06fdd424b analyzer: consolidate conditionals in paths adds 0202fa3d635 [PR97701] Modify test for trunk adds fa00e35c178 [PATCH, rs6000] Fix typo in gcc.target/pr91903.c dg-require stanza adds d761172d9b2 PR testsuite/98870: Fix IEEE 128-bit fortran test adds 4d31df40899 internal/cpu: correctly link to getsystemcfg adds 2900f2f2c5f Daily bump. adds 25f303e9a27 testsuite: Fix up gomp/simd-{2,3}.c tests [PR98243] adds accc5ba53e0 i386, df: Fix up gcc.c-torture/compile/20051216-1.c -O1 -ma [...] adds 92dd3e71f95 libphobos: Synchronize libdruntime bindings with upstream druntime adds 2e7750cb518 aix: Permit use of AIX Vector extended ABI mode adds 349b909bb35 aix: add periods to option explanation. adds 1242eb75b3d Fusion patterns for logical-logical adds 245ccc8e6b1 testsuite: Update pr79251 ilp32 store counts. adds 5dfbad4f7c4 Daily bump. adds 98342bdd2b7 testsuite, Darwin : Skip ELF-specific tests. adds 2b5af103482 Add missing definition of SIZE_MAX No new revisions were added by this update. Summary of changes: contrib/ChangeLog | 5 + contrib/compare-lto | 21 +- gcc/ChangeLog | 458 + gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 22 + gcc/analyzer/checker-path.cc | 26 + gcc/analyzer/checker-path.h | 55 + gcc/analyzer/diagnostic-manager.cc | 146 + gcc/analyzer/diagnostic-manager.h | 1 + gcc/c-family/ChangeLog | 6 + gcc/c-family/c.opt | 10 +- gcc/cfgbuild.c | 1 + gcc/cfgexpand.c | 2 +- gcc/common/config/riscv/riscv-common.c | 4 +- gcc/config/aarch64/aarch64-simd-builtins.def | 49 + gcc/config/aarch64/aarch64-simd.md | 242 +- gcc/config/aarch64/aarch64.md | 6 +- gcc/config/aarch64/arm_neon.h | 946 +- gcc/config/aarch64/iterators.md | 30 + gcc/config/arm/arm.c | 20 +- gcc/config/arm/vec-common.md | 8 +- gcc/config/i386/i386-features.c | 18 +- gcc/config/i386/sse.md | 4 +- gcc/config/rs6000/fusion.md | 2533 ++++ gcc/config/rs6000/genfusion.pl | 241 + gcc/config/rs6000/predicates.md | 14 + gcc/config/rs6000/rs6000-c.c | 4 +- gcc/config/rs6000/rs6000-call.c | 4 +- gcc/config/rs6000/rs6000-cpus.def | 8 +- gcc/config/rs6000/rs6000-protos.h | 3 +- gcc/config/rs6000/rs6000.c | 431 +- gcc/config/rs6000/rs6000.h | 1 + gcc/config/rs6000/rs6000.md | 1 + gcc/config/rs6000/rs6000.opt | 23 + gcc/config/rs6000/t-rs6000 | 6 +- gcc/cp/ChangeLog | 53 + gcc/cp/decl.c | 6 + gcc/cp/module.cc | 103 +- gcc/cp/name-lookup.c | 144 +- gcc/cp/parser.c | 4 +- gcc/cp/pt.c | 55 +- gcc/cp/typeck.c | 10 +- gcc/d/ChangeLog | 5 + gcc/d/typeinfo.cc | 16 - gcc/df-problems.c | 28 +- gcc/df.h | 1 + gcc/doc/invoke.texi | 7 +- gcc/dse.c | 5 + gcc/fortran/ChangeLog | 23 + gcc/fortran/trans-array.c | 4 +- gcc/fortran/trans-expr.c | 6 +- gcc/fortran/trans.c | 3 + gcc/gcse.c | 13 +- gcc/gimple-range-gori.cc | 27 +- gcc/gimple-range-gori.h | 1 + gcc/gimple-range.cc | 6 + gcc/go/ChangeLog | 5 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gospec.c | 24 + gcc/ira.c | 12 +- gcc/lra-constraints.c | 12 +- gcc/params.opt | 4 +- gcc/passes.c | 10 +- gcc/stor-layout.c | 16 +- gcc/system.h | 4 + gcc/testsuite/ChangeLog | 229 + gcc/testsuite/c-c++-common/attr-used-5.c | 1 + gcc/testsuite/c-c++-common/attr-used-6.c | 1 + gcc/testsuite/c-c++-common/attr-used-7.c | 1 + gcc/testsuite/c-c++-common/attr-used-8.c | 1 + gcc/testsuite/c-c++-common/attr-used-9.c | 1 + gcc/testsuite/g++.dg/cpp0x/alignas19.C | 8 + gcc/testsuite/g++.dg/cpp0x/decltype37.C | 2 +- gcc/testsuite/g++.dg/cpp0x/inh-ctor36.C | 10 + gcc/testsuite/g++.dg/cpp1z/inh-ctor39.C | 12 + gcc/testsuite/g++.dg/cpp2a/using-enum-7.C | 27 + gcc/testsuite/g++.dg/lookup/using4.C | 2 +- gcc/testsuite/g++.dg/modules/pr98770_a.C | 10 + gcc/testsuite/g++.dg/modules/pr98770_b.C | 12 + gcc/testsuite/g++.dg/modules/pr98843_a.C | 5 + gcc/testsuite/g++.dg/modules/pr98843_b.H | 12 + gcc/testsuite/g++.dg/modules/pr98843_c.C | 10 + gcc/testsuite/g++.dg/parse/error63.C | 8 + gcc/testsuite/g++.dg/pr97627.C | 44 + gcc/testsuite/g++.dg/template/crash75.C | 4 +- gcc/testsuite/g++.dg/template/crash76.C | 2 +- gcc/testsuite/g++.dg/warn/Warray-bounds15.C | 40 + gcc/testsuite/g++.dg/warn/effc5.C | 17 + gcc/testsuite/g++.target/i386/pr98847.C | 20 + gcc/testsuite/gcc.c-torture/compile/pr98849.c | 60 + gcc/testsuite/gcc.c-torture/execute/pr98853-1.c | 21 + gcc/testsuite/gcc.c-torture/execute/pr98853-2.c | 19 + .../gcc.dg/analyzer/combined-conditionals-1.c | 55 + gcc/testsuite/gcc.dg/gomp/simd-2.c | 3 +- gcc/testsuite/gcc.dg/gomp/simd-3.c | 3 +- gcc/testsuite/gcc.dg/pr98331.c | 18 + gcc/testsuite/gcc.dg/tree-ssa/pr97260.c | 11 + gcc/testsuite/gcc.dg/vect/bb-slp-pr98854.c | 24 + .../gcc.target/aarch64/narrow_high-intrinsics.c | 2 +- gcc/testsuite/gcc.target/aarch64/pr97701.c | 17 + gcc/testsuite/gcc.target/aarch64/simd/vaddlv_1.c | 56 + gcc/testsuite/gcc.target/arm/simd/vceqzq_p64.c | 2 +- gcc/testsuite/gcc.target/i386/20051216-1.c | 5 + gcc/testsuite/gcc.target/i386/m128-check.h | 1 - gcc/testsuite/gcc.target/i386/pr97684.c | 24 + gcc/testsuite/gcc.target/i386/pr98833.c | 9 + gcc/testsuite/gcc.target/i386/sse-andnps-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse-andps-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse2-andnpd-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse2-andpd-1.c | 4 +- gcc/testsuite/gcc.target/powerpc/builtins-1.fold.h | 4 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 6 +- .../gcc.target/powerpc/float128-longdouble-math.c | 442 + .../gcc.target/powerpc/float128-longdouble-stdio.c | 36 + gcc/testsuite/gcc.target/powerpc/float128-math.c | 16 +- .../gcc.target/powerpc/fold-vec-insert-char-p8.c | 14 +- .../gcc.target/powerpc/fold-vec-insert-char-p9.c | 6 +- .../gcc.target/powerpc/fold-vec-insert-double.c | 10 +- .../gcc.target/powerpc/fold-vec-insert-float-p8.c | 12 +- .../gcc.target/powerpc/fold-vec-insert-float-p9.c | 6 +- .../gcc.target/powerpc/fold-vec-insert-int-p8.c | 13 +- .../gcc.target/powerpc/fold-vec-insert-int-p9.c | 9 +- .../gcc.target/powerpc/fold-vec-insert-longlong.c | 8 +- .../gcc.target/powerpc/fold-vec-insert-short-p8.c | 10 +- .../gcc.target/powerpc/fold-vec-insert-short-p9.c | 13 +- .../powerpc/ppc-fortran/ieee128-math.f90 | 2 +- gcc/testsuite/gcc.target/powerpc/pr79251-run.c | 28 - gcc/testsuite/gcc.target/powerpc/pr79251-run.p8.c | 14 + gcc/testsuite/gcc.target/powerpc/pr79251-run.p9.c | 14 + gcc/testsuite/gcc.target/powerpc/pr79251.h | 17 + gcc/testsuite/gcc.target/powerpc/pr79251.p8.c | 21 +- gcc/testsuite/gcc.target/powerpc/pr79251.p9.c | 20 +- gcc/testsuite/gcc.target/powerpc/pr91903.c | 73 + gcc/testsuite/gcc.target/powerpc/vsx-builtin-7.c | 2 +- gcc/testsuite/gcc.target/riscv/attribute-18.c | 4 + gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.c | 27 + .../gfortran.dg/ISO_Fortran_binding_18.f90 | 28 + gcc/testsuite/gfortran.dg/elemental_function_5.f90 | 46 + gcc/testsuite/gfortran.dg/gomp/pr86470.f90 | 12 + gcc/testsuite/gfortran.dg/proc_ptr_52.f90 | 72 + gcc/tree-pass.h | 2 +- gcc/tree-ssa-loop-niter.c | 5 + gcc/tree-vect-slp.c | 5 +- gcc/tree.c | 4 +- gcc/varpool.c | 8 + libcpp/ChangeLog | 5 + libcpp/lex.c | 8 +- libgcc/ChangeLog | 9 + libgcc/config/i386/resms64.h | 5 + libgcc/config/i386/resms64f.h | 5 + libgcc/config/i386/resms64fx.h | 5 + libgcc/config/i386/resms64x.h | 5 + libgcc/config/i386/savms64.h | 5 + libgcc/config/i386/savms64f.h | 5 + libgfortran/ChangeLog | 5 + libgfortran/runtime/ISO_Fortran_binding.c | 7 +- libgo/MERGE | 2 +- libgo/Makefile.am | 2 +- libgo/Makefile.in | 2 +- libgo/VERSION | 2 +- libgo/check-packages.txt | 2 + libgo/go/archive/tar/strconv.go | 2 +- libgo/go/cmd/cgo/gcc.go | 7 + libgo/go/cmd/cgo/out.go | 6 +- libgo/go/cmd/cgo/util.go | 6 +- libgo/go/cmd/go.mod | 4 +- libgo/go/cmd/go/alldocs.go | 863 +- libgo/go/cmd/go/go_test.go | 5 +- libgo/go/cmd/go/internal/base/base.go | 2 +- libgo/go/cmd/go/internal/bug/bug.go | 2 +- libgo/go/cmd/go/internal/fmtcmd/fmt.go | 3 +- libgo/go/cmd/go/internal/generate/generate.go | 20 +- libgo/go/cmd/go/internal/get/get.go | 2 +- libgo/go/cmd/go/internal/help/helpdoc.go | 19 +- libgo/go/cmd/go/internal/list/list.go | 12 +- libgo/go/cmd/go/internal/load/pkg.go | 134 +- libgo/go/cmd/go/internal/load/test.go | 8 +- libgo/go/cmd/go/internal/modcmd/download.go | 4 +- libgo/go/cmd/go/internal/modcmd/edit.go | 5 +- libgo/go/cmd/go/internal/modcmd/graph.go | 2 + libgo/go/cmd/go/internal/modcmd/init.go | 2 + libgo/go/cmd/go/internal/modcmd/tidy.go | 2 + libgo/go/cmd/go/internal/modcmd/vendor.go | 78 +- libgo/go/cmd/go/internal/modcmd/verify.go | 2 + libgo/go/cmd/go/internal/modcmd/why.go | 2 + .../cmd/go/internal/modfetch/codehost/codehost.go | 2 +- libgo/go/cmd/go/internal/modfetch/codehost/git.go | 2 +- libgo/go/cmd/go/internal/modfetch/fetch.go | 108 +- libgo/go/cmd/go/internal/modfetch/proxy.go | 61 +- libgo/go/cmd/go/internal/modget/get.go | 127 +- libgo/go/cmd/go/internal/modget/query.go | 4 +- libgo/go/cmd/go/internal/modload/buildlist.go | 11 + libgo/go/cmd/go/internal/modload/help.go | 484 +- libgo/go/cmd/go/internal/modload/import.go | 82 +- libgo/go/cmd/go/internal/modload/import_test.go | 13 +- libgo/go/cmd/go/internal/modload/init.go | 81 +- libgo/go/cmd/go/internal/modload/load.go | 21 +- libgo/go/cmd/go/internal/modload/modfile.go | 4 +- libgo/go/cmd/go/internal/modload/mvs.go | 16 - libgo/go/cmd/go/internal/modload/query.go | 10 +- libgo/go/cmd/go/internal/modload/vendor.go | 2 +- libgo/go/cmd/go/internal/str/str.go | 14 + libgo/go/cmd/go/internal/test/genflags.go | 2 +- libgo/go/cmd/go/internal/test/test.go | 2 +- libgo/go/cmd/go/internal/test/testflag.go | 2 +- libgo/go/cmd/go/internal/tool/tool.go | 17 +- libgo/go/cmd/go/internal/vcs/vcs.go | 4 +- libgo/go/cmd/go/internal/vet/vetflag.go | 2 +- libgo/go/cmd/go/internal/work/build.go | 7 +- libgo/go/cmd/go/internal/work/buildid.go | 2 +- libgo/go/cmd/go/internal/work/exec.go | 17 +- libgo/go/cmd/go/internal/work/gccgo.go | 8 +- libgo/go/cmd/go/testdata/addmod.go | 2 +- .../go/testdata/script/link_syso_issue33139.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_bad_domain.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_edit.txt | 6 + .../go/cmd/go/testdata/script/mod_get_fallback.txt | 2 +- .../cmd/go/testdata/script/mod_gobuild_import.txt | 2 +- .../cmd/go/testdata/script/mod_list_bad_import.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_readonly.txt | 10 +- .../go/cmd/go/testdata/script/mod_vendor_auto.txt | 6 +- libgo/go/cmd/go/testdata/script/mod_versions.txt | 6 +- libgo/go/cmd/internal/browser/browser.go | 2 +- libgo/go/cmd/test2json/main.go | 8 +- libgo/go/cmd/vendor/modules.txt | 4 +- libgo/go/crypto/elliptic/p224.go | 41 +- libgo/go/crypto/elliptic/p224_test.go | 277 +- libgo/go/crypto/rand/rand_windows.go | 4 +- libgo/go/crypto/tls/common.go | 21 - libgo/go/crypto/tls/conn.go | 62 +- libgo/go/crypto/tls/handshake_client.go | 11 +- libgo/go/crypto/tls/handshake_client_test.go | 36 - libgo/go/crypto/tls/handshake_client_tls13.go | 3 - libgo/go/crypto/tls/handshake_server.go | 17 +- libgo/go/crypto/tls/handshake_server_test.go | 50 +- libgo/go/crypto/tls/handshake_server_tls13.go | 4 +- libgo/go/crypto/tls/tls.go | 55 +- libgo/go/crypto/x509/root.go | 6 +- libgo/go/crypto/x509/root_ios.go | 280 +- libgo/go/crypto/x509/x509.go | 108 - libgo/go/crypto/x509/x509_test.go | 54 +- libgo/go/embed/embed.go | 6 + libgo/go/embed/internal/embedtest/embed_test.go | 49 +- libgo/go/embed/internal/embedtest/embedx_test.go | 14 - libgo/go/encoding/asn1/asn1.go | 9 + libgo/go/go/build/build.go | 70 +- libgo/go/go/build/build_test.go | 3 +- libgo/go/go/build/constraint/expr.go | 574 + libgo/go/go/build/constraint/expr_test.go | 317 + libgo/go/go/build/deps_test.go | 47 +- libgo/go/go/build/read.go | 109 +- libgo/go/go/build/read_test.go | 69 +- .../withvendor/src/a/{ => vendor}/c/d/d.go | 0 .../go/internal/gccgoimporter/gccgoinstallation.go | 2 +- libgo/go/go/internal/srcimporter/srcimporter.go | 2 +- libgo/go/go/types/stdlib_test.go | 2 + libgo/go/golang.org/x/mod/modfile/rule.go | 30 + .../go/golang.org/x/tools/go/analysis/analysis.go | 4 + .../golang.org/x/tools/go/analysis/diagnostic.go | 4 + libgo/go/golang.org/x/tools/go/analysis/doc.go | 4 + .../go/analysis/internal/analysisflags/help.go | 4 + .../analysis/passes/internal/analysisutil/util.go | 4 + .../x/tools/go/analysis/passes/printf/types.go | 4 + .../go/analysis/passes/structtag/structtag.go | 94 +- .../go/analysis/unitchecker/unitchecker112.go | 4 + .../go/golang.org/x/tools/go/analysis/validate.go | 4 + libgo/go/golang.org/x/tools/go/ast/astutil/util.go | 4 + .../golang.org/x/tools/go/ast/inspector/typeof.go | 4 + libgo/go/html/template/exec_test.go | 55 + libgo/go/html/template/template.go | 90 +- libgo/go/internal/cpu/cpu_ppc64x_aix.go | 2 +- libgo/go/internal/execabs/execabs.go | 70 + libgo/go/internal/execabs/execabs_test.go | 104 + libgo/go/internal/goroot/gc.go | 2 +- .../go/internal/syscall/windows/syscall_windows.go | 2 + .../internal/syscall/windows/zsyscall_windows.go | 13 + libgo/go/io/fs/glob.go | 4 +- libgo/go/io/fs/glob_test.go | 2 +- libgo/go/io/fs/walk.go | 15 +- libgo/go/io/fs/walk_test.go | 26 - libgo/go/io/ioutil/example_test.go | 2 +- libgo/go/math/rand/gen_cooked.go | 2 +- libgo/go/math/sqrt.go | 2 +- libgo/go/net/http/fcgi/child.go | 3 - libgo/go/net/http/fcgi/fcgi_test.go | 12 +- libgo/go/net/http/httputil/dump.go | 15 +- libgo/go/net/http/httputil/dump_test.go | 80 +- libgo/go/net/http/serve_test.go | 6 +- libgo/go/net/http/server.go | 2 +- libgo/go/net/http/transport.go | 10 +- libgo/go/net/http/transport_test.go | 2 +- libgo/go/net/mail/message_test.go | 8 +- libgo/go/os/file_plan9.go | 10 - libgo/go/os/file_unix.go | 8 + libgo/go/os/os_test.go | 45 +- libgo/go/os/os_windows_test.go | 11 +- libgo/go/os/signal/signal_linux_test.go | 42 + libgo/go/os/signal/signal_test.go | 102 +- libgo/go/os/tempfile.go | 21 +- .../bpf/t-bpf => libgo/go/os/testdata/dirfs/a | 0 .../bpf/t-bpf => libgo/go/os/testdata/dirfs/b | 0 .../bpf/t-bpf => libgo/go/os/testdata/dirfs/dir/x | 0 libgo/go/reflect/all_test.go | 170 - libgo/go/reflect/type.go | 43 +- libgo/go/runtime/crash_test.go | 12 + libgo/go/runtime/defer_test.go | 28 + libgo/go/runtime/export_test.go | 4 +- libgo/go/runtime/histogram.go | 60 +- libgo/go/runtime/histogram_test.go | 22 +- libgo/go/runtime/metrics.go | 53 +- libgo/go/runtime/metrics/description.go | 16 +- libgo/go/runtime/metrics/doc.go | 4 +- libgo/go/runtime/metrics/example_test.go | 96 + libgo/go/runtime/metrics/histogram.go | 29 +- libgo/go/runtime/metrics/value.go | 2 +- libgo/go/runtime/metrics_test.go | 38 +- libgo/go/runtime/mgcmark.go | 4 +- libgo/go/runtime/mgcscavenge.go | 2 +- libgo/go/runtime/msan0.go | 9 +- libgo/go/runtime/os_aix.go | 3 - libgo/go/runtime/os_freebsd.go | 2 +- libgo/go/runtime/os_gccgo.go | 5 + libgo/go/runtime/os_js.go | 7 +- libgo/go/runtime/os_openbsd.go | 1 - libgo/go/runtime/proc.go | 79 +- libgo/go/runtime/runtime2.go | 1 - libgo/go/runtime/signal_unix.go | 9 +- libgo/go/runtime/signal_windows_test.go | 64 + libgo/go/runtime/sigqueue.go | 34 +- libgo/go/runtime/stubs2.go | 2 +- libgo/go/runtime/testdata/testprog/deadlock.go | 39 + libgo/go/runtime/testdata/testwinsignal/main.go | 19 + libgo/go/runtime/time.go | 6 + libgo/go/runtime/timestub2.go | 4 - libgo/go/syscall/exec_darwin.go | 259 - libgo/go/syscall/exec_unix.go | 4 + libgo/go/syscall/{mkasm_darwin.go => mkasm.go} | 31 +- libgo/go/syscall/syscall_linux_test.go | 13 + libgo/go/testing/fstest/testfs.go | 3 +- libgo/go/time/sleep.go | 13 +- libgo/go/time/tzdata/zipdata.go | 13694 ++++++++++--------- libgo/libgo-packages.txt | 2 + libgo/merge.sh | 2 +- libgo/misc/cgo/test/pkg_test.go | 2 +- libgo/misc/cgo/testcarchive/carchive_test.go | 5 - libphobos/ChangeLog | 26 + libphobos/Makefile.in | 2 +- libphobos/configure | 4 +- libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/Makefile.am | 157 +- libphobos/libdruntime/Makefile.in | 393 +- libphobos/libdruntime/core/internal/abort.d | 2 +- libphobos/libdruntime/core/stdc/complex.d | 26 +- libphobos/libdruntime/core/stdc/errno.d | 244 +- libphobos/libdruntime/core/stdc/fenv.d | 22 +- libphobos/libdruntime/core/stdc/inttypes.d | 8 +- libphobos/libdruntime/core/stdc/limits.d | 2 +- libphobos/libdruntime/core/stdc/locale.d | 2 +- libphobos/libdruntime/core/stdc/math.d | 291 +- libphobos/libdruntime/core/stdc/stdarg.d | 713 +- libphobos/libdruntime/core/stdc/stdint.d | 8 +- libphobos/libdruntime/core/stdc/stdio.d | 64 +- libphobos/libdruntime/core/stdc/stdlib.d | 2 +- libphobos/libdruntime/core/stdc/string.d | 58 +- libphobos/libdruntime/core/stdc/tgmath.d | 550 +- libphobos/libdruntime/core/stdc/time.d | 221 +- libphobos/libdruntime/core/stdc/wchar_.d | 86 +- libphobos/libdruntime/core/stdc/wctype.d | 4 +- libphobos/libdruntime/core/sys/bionic/err.d | 23 + libphobos/libdruntime/core/sys/darwin/dlfcn.d | 2 +- libphobos/libdruntime/core/sys/darwin/err.d | 41 + libphobos/libdruntime/core/sys/darwin/ifaddrs.d | 77 + libphobos/libdruntime/core/sys/darwin/mach/dyld.d | 4 +- .../libdruntime/core/sys/darwin/mach/getsect.d | 172 +- .../libdruntime/core/sys/darwin/mach/loader.d | 41 +- libphobos/libdruntime/core/sys/darwin/mach/nlist.d | 317 + libphobos/libdruntime/core/sys/darwin/mach/stab.d | 90 + .../libdruntime/core/sys/darwin/netinet/in_.d | 18 +- libphobos/libdruntime/core/sys/darwin/pthread.d | 8 +- libphobos/libdruntime/core/sys/darwin/sys/attr.d | 338 + .../libdruntime/core/sys/dragonflybsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/dragonflybsd/err.d | 31 + .../core/sys/dragonflybsd/netinet/in_.d | 14 +- .../core/sys/dragonflybsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/freebsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/freebsd/err.d | 31 + libphobos/libdruntime/core/sys/freebsd/execinfo.d | 2 + .../libdruntime/core/sys/freebsd/netinet/in_.d | 14 +- libphobos/libdruntime/core/sys/freebsd/sys/event.d | 23 +- .../libdruntime/core/sys/freebsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/freebsd/sys/mount.d | 58 +- libphobos/libdruntime/core/sys/linux/dlfcn.d | 11 +- libphobos/libdruntime/core/sys/linux/elf.d | 2 +- libphobos/libdruntime/core/sys/linux/epoll.d | 1 + libphobos/libdruntime/core/sys/linux/err.d | 24 + libphobos/libdruntime/core/sys/linux/errno.d | 1 + libphobos/libdruntime/core/sys/linux/execinfo.d | 2 + libphobos/libdruntime/core/sys/linux/fcntl.d | 1 + libphobos/libdruntime/core/sys/linux/ifaddrs.d | 3 +- libphobos/libdruntime/core/sys/linux/link.d | 1 + libphobos/libdruntime/core/sys/linux/netinet/in_.d | 22 +- libphobos/libdruntime/core/sys/linux/sched.d | 44 + libphobos/libdruntime/core/sys/linux/stdio.d | 2 + libphobos/libdruntime/core/sys/linux/string.d | 1 + libphobos/libdruntime/core/sys/linux/sys/inotify.d | 1 + libphobos/libdruntime/core/sys/linux/sys/mman.d | 2 + libphobos/libdruntime/core/sys/linux/sys/prctl.d | 2 +- .../libdruntime/core/sys/linux/sys/signalfd.d | 1 + libphobos/libdruntime/core/sys/linux/sys/sysinfo.d | 1 + libphobos/libdruntime/core/sys/linux/sys/time.d | 2 +- libphobos/libdruntime/core/sys/linux/sys/xattr.d | 23 +- libphobos/libdruntime/core/sys/linux/tipc.d | 1 + libphobos/libdruntime/core/sys/linux/unistd.d | 4 + libphobos/libdruntime/core/sys/netbsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/netbsd/err.d | 27 + .../libdruntime/core/sys/netbsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/openbsd/err.d | 27 + .../libdruntime/core/sys/openbsd/sys/link_elf.d | 2 +- libphobos/libdruntime/core/sys/posix/aio.d | 4 +- libphobos/libdruntime/core/sys/posix/arpa/inet.d | 68 +- libphobos/libdruntime/core/sys/posix/config.d | 1 + libphobos/libdruntime/core/sys/posix/dirent.d | 64 +- libphobos/libdruntime/core/sys/posix/dlfcn.d | 45 +- libphobos/libdruntime/core/sys/posix/fcntl.d | 71 +- libphobos/libdruntime/core/sys/posix/grp.d | 27 +- libphobos/libdruntime/core/sys/posix/iconv.d | 5 +- libphobos/libdruntime/core/sys/posix/inttypes.d | 19 +- libphobos/libdruntime/core/sys/posix/libgen.d | 1 + libphobos/libdruntime/core/sys/posix/locale.d | 175 + libphobos/libdruntime/core/sys/posix/mqueue.d | 1 + libphobos/libdruntime/core/sys/posix/net/if_.d | 20 +- libphobos/libdruntime/core/sys/posix/netdb.d | 3 +- libphobos/libdruntime/core/sys/posix/netinet/in_.d | 158 +- libphobos/libdruntime/core/sys/posix/netinet/tcp.d | 2 +- libphobos/libdruntime/core/sys/posix/poll.d | 13 +- libphobos/libdruntime/core/sys/posix/pthread.d | 389 +- libphobos/libdruntime/core/sys/posix/pwd.d | 27 +- libphobos/libdruntime/core/sys/posix/sched.d | 11 +- libphobos/libdruntime/core/sys/posix/semaphore.d | 35 +- libphobos/libdruntime/core/sys/posix/setjmp.d | 14 +- libphobos/libdruntime/core/sys/posix/signal.d | 245 +- libphobos/libdruntime/core/sys/posix/spawn.d | 1 + .../libdruntime/core/{ => sys/posix}/stdc/time.d | 106 +- libphobos/libdruntime/core/sys/posix/stdio.d | 305 +- libphobos/libdruntime/core/sys/posix/stdlib.d | 189 +- libphobos/libdruntime/core/sys/posix/string.d | 52 + libphobos/libdruntime/core/sys/posix/strings.d | 34 + libphobos/libdruntime/core/sys/posix/sys/filio.d | 1 + libphobos/libdruntime/core/sys/posix/sys/ioccom.d | 1 + libphobos/libdruntime/core/sys/posix/sys/ioctl.d | 5 +- libphobos/libdruntime/core/sys/posix/sys/ipc.d | 19 +- libphobos/libdruntime/core/sys/posix/sys/mman.d | 95 +- libphobos/libdruntime/core/sys/posix/sys/msg.d | 1 + .../libdruntime/core/sys/posix/sys/resource.d | 25 +- libphobos/libdruntime/core/sys/posix/sys/select.d | 25 +- libphobos/libdruntime/core/sys/posix/sys/shm.d | 31 +- libphobos/libdruntime/core/sys/posix/sys/socket.d | 141 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 279 +- libphobos/libdruntime/core/sys/posix/sys/statvfs.d | 35 +- libphobos/libdruntime/core/sys/posix/sys/time.d | 45 +- libphobos/libdruntime/core/sys/posix/sys/ttycom.d | 1 + libphobos/libdruntime/core/sys/posix/sys/types.d | 42 +- libphobos/libdruntime/core/sys/posix/sys/uio.d | 47 +- libphobos/libdruntime/core/sys/posix/sys/un.d | 1 + libphobos/libdruntime/core/sys/posix/sys/utsname.d | 1 + libphobos/libdruntime/core/sys/posix/sys/wait.d | 47 +- libphobos/libdruntime/core/sys/posix/syslog.d | 49 +- libphobos/libdruntime/core/sys/posix/termios.d | 57 +- libphobos/libdruntime/core/sys/posix/time.d | 209 +- libphobos/libdruntime/core/sys/posix/ucontext.d | 104 +- libphobos/libdruntime/core/sys/posix/unistd.d | 157 +- libphobos/libdruntime/core/sys/posix/utime.d | 25 +- libphobos/libdruntime/core/sys/solaris/dlfcn.d | 4 +- libphobos/libdruntime/core/sys/solaris/err.d | 23 + libphobos/libdruntime/core/sys/solaris/libelf.d | 12 +- libphobos/libdruntime/core/sys/solaris/link.d | 34 +- .../libdruntime/core/sys/solaris/sys/elf_SPARC.d | 2 +- libphobos/libdruntime/core/sys/windows/accctrl.d | 2 +- libphobos/libdruntime/core/sys/windows/aclapi.d | 1 + libphobos/libdruntime/core/sys/windows/aclui.d | 5 +- libphobos/libdruntime/core/sys/windows/basetsd.d | 1 + libphobos/libdruntime/core/sys/windows/basetyps.d | 3 +- libphobos/libdruntime/core/sys/windows/cguid.d | 2 +- libphobos/libdruntime/core/sys/windows/com.d | 1 + libphobos/libdruntime/core/sys/windows/comcat.d | 3 +- libphobos/libdruntime/core/sys/windows/commctrl.d | 9 +- libphobos/libdruntime/core/sys/windows/commdlg.d | 3 +- libphobos/libdruntime/core/sys/windows/cpl.d | 3 +- libphobos/libdruntime/core/sys/windows/cplext.d | 1 + libphobos/libdruntime/core/sys/windows/custcntl.d | 3 +- libphobos/libdruntime/core/sys/windows/dbghelp.d | 8 +- .../libdruntime/core/sys/windows/dbghelp_types.d | 1 + libphobos/libdruntime/core/sys/windows/dbt.d | 1 + libphobos/libdruntime/core/sys/windows/dde.d | 3 +- libphobos/libdruntime/core/sys/windows/ddeml.d | 3 +- libphobos/libdruntime/core/sys/windows/dhcpcsdk.d | 3 +- libphobos/libdruntime/core/sys/windows/dlgs.d | 3 +- libphobos/libdruntime/core/sys/windows/dll.d | 121 +- libphobos/libdruntime/core/sys/windows/docobj.d | 3 +- libphobos/libdruntime/core/sys/windows/errorrep.d | 3 +- libphobos/libdruntime/core/sys/windows/exdisp.d | 3 +- libphobos/libdruntime/core/sys/windows/httpext.d | 7 +- libphobos/libdruntime/core/sys/windows/imagehlp.d | 3 +- libphobos/libdruntime/core/sys/windows/imm.d | 3 +- libphobos/libdruntime/core/sys/windows/intshcut.d | 3 +- libphobos/libdruntime/core/sys/windows/ipexport.d | 3 +- libphobos/libdruntime/core/sys/windows/iphlpapi.d | 3 +- libphobos/libdruntime/core/sys/windows/iprtrmib.d | 3 +- libphobos/libdruntime/core/sys/windows/iptypes.d | 1 + libphobos/libdruntime/core/sys/windows/isguids.d | 2 +- libphobos/libdruntime/core/sys/windows/lm.d | 2 + libphobos/libdruntime/core/sys/windows/lmaccess.d | 3 +- libphobos/libdruntime/core/sys/windows/lmalert.d | 3 +- libphobos/libdruntime/core/sys/windows/lmapibuf.d | 2 +- libphobos/libdruntime/core/sys/windows/lmat.d | 3 +- libphobos/libdruntime/core/sys/windows/lmaudit.d | 3 +- libphobos/libdruntime/core/sys/windows/lmbrowsr.d | 3 +- libphobos/libdruntime/core/sys/windows/lmchdev.d | 3 +- libphobos/libdruntime/core/sys/windows/lmconfig.d | 3 +- libphobos/libdruntime/core/sys/windows/lmcons.d | 5 +- libphobos/libdruntime/core/sys/windows/lmerr.d | 1 + libphobos/libdruntime/core/sys/windows/lmerrlog.d | 5 +- libphobos/libdruntime/core/sys/windows/lmmsg.d | 3 +- libphobos/libdruntime/core/sys/windows/lmremutl.d | 3 +- libphobos/libdruntime/core/sys/windows/lmrepl.d | 3 +- libphobos/libdruntime/core/sys/windows/lmserver.d | 3 +- libphobos/libdruntime/core/sys/windows/lmshare.d | 3 +- libphobos/libdruntime/core/sys/windows/lmsname.d | 3 +- libphobos/libdruntime/core/sys/windows/lmstats.d | 3 +- libphobos/libdruntime/core/sys/windows/lmsvc.d | 3 +- libphobos/libdruntime/core/sys/windows/lmuse.d | 3 +- libphobos/libdruntime/core/sys/windows/lmwksta.d | 3 +- libphobos/libdruntime/core/sys/windows/lzexpand.d | 3 +- libphobos/libdruntime/core/sys/windows/mapi.d | 3 +- libphobos/libdruntime/core/sys/windows/mciavi.d | 3 +- libphobos/libdruntime/core/sys/windows/mcx.d | 3 +- libphobos/libdruntime/core/sys/windows/mgmtapi.d | 3 +- libphobos/libdruntime/core/sys/windows/mmsystem.d | 5 +- libphobos/libdruntime/core/sys/windows/msacm.d | 3 +- libphobos/libdruntime/core/sys/windows/mshtml.d | 27 +- libphobos/libdruntime/core/sys/windows/mswsock.d | 3 +- libphobos/libdruntime/core/sys/windows/nb30.d | 3 +- libphobos/libdruntime/core/sys/windows/nddeapi.d | 3 +- libphobos/libdruntime/core/sys/windows/nspapi.d | 3 +- libphobos/libdruntime/core/sys/windows/ntdef.d | 3 +- libphobos/libdruntime/core/sys/windows/ntdll.d | 3 +- libphobos/libdruntime/core/sys/windows/ntldap.d | 1 + libphobos/libdruntime/core/sys/windows/ntsecapi.d | 1 + libphobos/libdruntime/core/sys/windows/ntsecpkg.d | 1 + libphobos/libdruntime/core/sys/windows/oaidl.d | 3 +- libphobos/libdruntime/core/sys/windows/objbase.d | 3 +- libphobos/libdruntime/core/sys/windows/objfwd.d | 3 +- libphobos/libdruntime/core/sys/windows/objidl.d | 13 +- libphobos/libdruntime/core/sys/windows/objsafe.d | 3 +- libphobos/libdruntime/core/sys/windows/ocidl.d | 13 +- libphobos/libdruntime/core/sys/windows/odbcinst.d | 3 +- libphobos/libdruntime/core/sys/windows/ole.d | 3 +- libphobos/libdruntime/core/sys/windows/ole2.d | 5 +- libphobos/libdruntime/core/sys/windows/oleacc.d | 3 +- libphobos/libdruntime/core/sys/windows/oleauto.d | 13 +- libphobos/libdruntime/core/sys/windows/olectl.d | 9 +- libphobos/libdruntime/core/sys/windows/olectlid.d | 2 +- libphobos/libdruntime/core/sys/windows/oledlg.d | 3 +- libphobos/libdruntime/core/sys/windows/oleidl.d | 7 +- libphobos/libdruntime/core/sys/windows/pbt.d | 3 +- libphobos/libdruntime/core/sys/windows/powrprof.d | 5 +- libphobos/libdruntime/core/sys/windows/prsht.d | 3 +- libphobos/libdruntime/core/sys/windows/psapi.d | 25 +- libphobos/libdruntime/core/sys/windows/rapi.d | 3 +- libphobos/libdruntime/core/sys/windows/ras.d | 3 +- libphobos/libdruntime/core/sys/windows/rasdlg.d | 3 +- libphobos/libdruntime/core/sys/windows/raserror.d | 1 + libphobos/libdruntime/core/sys/windows/rassapi.d | 3 +- libphobos/libdruntime/core/sys/windows/reason.d | 3 +- libphobos/libdruntime/core/sys/windows/regstr.d | 3 +- libphobos/libdruntime/core/sys/windows/richedit.d | 5 +- libphobos/libdruntime/core/sys/windows/richole.d | 9 +- libphobos/libdruntime/core/sys/windows/rpc.d | 1 + libphobos/libdruntime/core/sys/windows/rpcdce.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcdce2.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcdcep.d | 7 +- libphobos/libdruntime/core/sys/windows/rpcndr.d | 7 +- libphobos/libdruntime/core/sys/windows/rpcnsi.d | 5 +- libphobos/libdruntime/core/sys/windows/rpcnsip.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcnterr.d | 1 + libphobos/libdruntime/core/sys/windows/schannel.d | 3 +- libphobos/libdruntime/core/sys/windows/sdkddkver.d | 118 + libphobos/libdruntime/core/sys/windows/secext.d | 3 +- libphobos/libdruntime/core/sys/windows/security.d | 134 +- libphobos/libdruntime/core/sys/windows/servprov.d | 3 +- libphobos/libdruntime/core/sys/windows/setupapi.d | 5 +- libphobos/libdruntime/core/sys/windows/shellapi.d | 3 +- libphobos/libdruntime/core/sys/windows/shldisp.d | 3 +- libphobos/libdruntime/core/sys/windows/shlguid.d | 3 +- libphobos/libdruntime/core/sys/windows/shlobj.d | 21 +- libphobos/libdruntime/core/sys/windows/shlwapi.d | 3 +- libphobos/libdruntime/core/sys/windows/snmp.d | 7 +- libphobos/libdruntime/core/sys/windows/sql.d | 3 +- libphobos/libdruntime/core/sys/windows/sqlext.d | 3 +- libphobos/libdruntime/core/sys/windows/sqltypes.d | 5 +- libphobos/libdruntime/core/sys/windows/sqlucode.d | 3 +- libphobos/libdruntime/core/sys/windows/sspi.d | 1 + .../libdruntime/core/sys/windows/stacktrace.d | 40 +- libphobos/libdruntime/core/sys/windows/stat.d | 1 + libphobos/libdruntime/core/sys/windows/stdc/time.d | 59 + libphobos/libdruntime/core/sys/windows/subauth.d | 3 +- libphobos/libdruntime/core/sys/windows/threadaux.d | 1 + libphobos/libdruntime/core/sys/windows/tlhelp32.d | 3 +- libphobos/libdruntime/core/sys/windows/tmschema.d | 1 + libphobos/libdruntime/core/sys/windows/unknwn.d | 3 +- libphobos/libdruntime/core/sys/windows/uuid.d | 1 + libphobos/libdruntime/core/sys/windows/vfw.d | 1 + libphobos/libdruntime/core/sys/windows/w32api.d | 11 +- libphobos/libdruntime/core/sys/windows/winbase.d | 39 +- libphobos/libdruntime/core/sys/windows/winber.d | 1 + libphobos/libdruntime/core/sys/windows/wincon.d | 3 +- libphobos/libdruntime/core/sys/windows/wincrypt.d | 3 +- libphobos/libdruntime/core/sys/windows/windef.d | 3 +- libphobos/libdruntime/core/sys/windows/windows.d | 1 + libphobos/libdruntime/core/sys/windows/winerror.d | 3 +- libphobos/libdruntime/core/sys/windows/wingdi.d | 7 +- libphobos/libdruntime/core/sys/windows/winhttp.d | 1 + libphobos/libdruntime/core/sys/windows/wininet.d | 236 +- libphobos/libdruntime/core/sys/windows/winioctl.d | 3 +- libphobos/libdruntime/core/sys/windows/winldap.d | 213 +- libphobos/libdruntime/core/sys/windows/winnetwk.d | 3 +- libphobos/libdruntime/core/sys/windows/winnls.d | 3 +- libphobos/libdruntime/core/sys/windows/winnt.d | 149 +- libphobos/libdruntime/core/sys/windows/winperf.d | 1 + libphobos/libdruntime/core/sys/windows/winreg.d | 103 +- libphobos/libdruntime/core/sys/windows/winsock2.d | 1 + libphobos/libdruntime/core/sys/windows/winspool.d | 5 +- libphobos/libdruntime/core/sys/windows/winsvc.d | 3 +- libphobos/libdruntime/core/sys/windows/winuser.d | 7 +- libphobos/libdruntime/core/sys/windows/winver.d | 92 +- libphobos/libdruntime/core/sys/windows/wtsapi32.d | 3 +- libphobos/libdruntime/core/sys/windows/wtypes.d | 7 +- libphobos/libdruntime/core/thread.d | 5732 -------- libphobos/libdruntime/core/thread/context.d | 65 + libphobos/libdruntime/core/thread/fiber.d | 2097 +++ libphobos/libdruntime/core/thread/osthread.d | 2811 ++++ libphobos/libdruntime/core/thread/package.d | 20 + libphobos/libdruntime/core/thread/threadbase.d | 1382 ++ libphobos/libdruntime/core/thread/threadgroup.d | 162 + libphobos/libdruntime/core/thread/types.d | 77 + libphobos/libdruntime/gcc/sections/elf_shared.d | 18 + libphobos/libdruntime/object.d | 95 +- libphobos/libdruntime/rt/aaA.d | 2 +- libphobos/libdruntime/rt/critical_.d | 7 +- libphobos/libdruntime/rt/monitor_.d | 28 +- libphobos/libdruntime/rt/typeinfo/ti_Acdouble.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Acfloat.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Acreal.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Adouble.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Afloat.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Ag.d | 154 - libphobos/libdruntime/rt/typeinfo/ti_Aint.d | 151 - libphobos/libdruntime/rt/typeinfo/ti_Along.d | 103 - libphobos/libdruntime/rt/typeinfo/ti_Areal.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Ashort.d | 113 - libphobos/libdruntime/rt/typeinfo/ti_C.d | 75 - libphobos/libdruntime/rt/typeinfo/ti_byte.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_cdouble.d | 74 - libphobos/libdruntime/rt/typeinfo/ti_cent.d | 72 - libphobos/libdruntime/rt/typeinfo/ti_cfloat.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_char.d | 62 - libphobos/libdruntime/rt/typeinfo/ti_creal.d | 74 - libphobos/libdruntime/rt/typeinfo/ti_dchar.d | 62 - libphobos/libdruntime/rt/typeinfo/ti_delegate.d | 63 - libphobos/libdruntime/rt/typeinfo/ti_double.d | 76 - libphobos/libdruntime/rt/typeinfo/ti_float.d | 71 - libphobos/libdruntime/rt/typeinfo/ti_idouble.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_ifloat.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_int.d | 64 - libphobos/libdruntime/rt/typeinfo/ti_ireal.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_long.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_n.d | 58 - libphobos/libdruntime/rt/typeinfo/ti_ptr.d | 65 - libphobos/libdruntime/rt/typeinfo/ti_real.d | 67 - libphobos/libdruntime/rt/typeinfo/ti_short.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_ubyte.d | 70 - libphobos/libdruntime/rt/typeinfo/ti_ucent.d | 71 - libphobos/libdruntime/rt/typeinfo/ti_uint.d | 64 - libphobos/libdruntime/rt/typeinfo/ti_ulong.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_ushort.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_void.d | 65 - libphobos/libdruntime/rt/typeinfo/ti_wchar.d | 62 - libphobos/libdruntime/rt/util/typeinfo.d | 517 + .../testsuite/libphobos.thread/fiber_guard_page.d | 9 +- libstdc++-v3/ChangeLog | 205 + libstdc++-v3/doc/html/index.html | 6 +- libstdc++-v3/doc/html/manual/index.html | 4 +- libstdc++-v3/doc/html/manual/intro.html | 2 +- libstdc++-v3/doc/html/manual/status.html | 124 +- libstdc++-v3/doc/xml/manual/status_cxx2017.xml | 216 + libstdc++-v3/include/Makefile.am | 13 + libstdc++-v3/include/Makefile.in | 13 + libstdc++-v3/include/bits/basic_string.h | 29 + libstdc++-v3/include/bits/string_view.tcc | 26 +- .../include/experimental/bits/numeric_traits.h | 567 + libstdc++-v3/include/experimental/bits/simd.h | 5051 +++++++ .../include/experimental/bits/simd_builtin.h | 2949 ++++ .../include/experimental/bits/simd_converter.h | 354 + .../include/experimental/bits/simd_detail.h | 306 + .../include/experimental/bits/simd_fixed_size.h | 2066 +++ libstdc++-v3/include/experimental/bits/simd_math.h | 1500 ++ libstdc++-v3/include/experimental/bits/simd_neon.h | 519 + libstdc++-v3/include/experimental/bits/simd_ppc.h | 123 + .../include/experimental/bits/simd_scalar.h | 772 ++ libstdc++-v3/include/experimental/bits/simd_x86.h | 5169 +++++++ .../experimental/bits/simd_x86_conversions.h | 2029 +++ libstdc++-v3/include/experimental/simd | 70 + libstdc++-v3/include/std/string_view | 15 + libstdc++-v3/include/std/version | 9 +- libstdc++-v3/scripts/check_simd | 75 + libstdc++-v3/scripts/create_testsuite_files | 6 +- .../basic_string/operations/contains/char/1.cc | 65 + .../basic_string/operations/contains/wchar_t/1.cc | 65 + .../basic_string/operations/starts_with/char/1.cc | 2 +- .../operations/starts_with/wchar_t/1.cc | 2 +- .../operations/contains/char/1.cc | 57 + .../operations/contains/char/2.cc | 27 + .../operations/contains/wchar_t/1.cc | 51 + libstdc++-v3/testsuite/Makefile.am | 18 +- libstdc++-v3/testsuite/Makefile.in | 18 +- libstdc++-v3/testsuite/experimental/simd/driver.sh | 249 + .../experimental/simd/generate_makefile.sh | 262 + .../experimental/simd/standard_abi_usable.cc | 64 + .../experimental/simd/standard_abi_usable_2.cc | 4 + .../testsuite/experimental/simd/tests/abs.cc | 41 + .../experimental/simd/tests/algorithms.cc | 30 + .../experimental/simd/tests/bits/conversions.h | 184 + .../experimental/simd/tests/bits/make_vec.h | 59 + .../experimental/simd/tests/bits/mathreference.h | 160 + .../experimental/simd/tests/bits/metahelpers.h | 164 + .../experimental/simd/tests/bits/simd_view.h | 121 + .../experimental/simd/tests/bits/test_values.h | 383 + .../testsuite/experimental/simd/tests/bits/ulp.h | 101 + .../experimental/simd/tests/bits/verify.h | 353 + .../testsuite/experimental/simd/tests/broadcast.cc | 104 + .../testsuite/experimental/simd/tests/casts.cc | 169 + .../experimental/simd/tests/fpclassify.cc | 106 + .../testsuite/experimental/simd/tests/frexp.cc | 85 + .../testsuite/experimental/simd/tests/generator.cc | 58 + .../experimental/simd/tests/hypot3_fma.cc | 151 + .../experimental/simd/tests/integer_operators.cc | 218 + .../simd/tests/ldexp_scalbn_scalbln_modf.cc | 169 + .../testsuite/experimental/simd/tests/loadstore.cc | 229 + .../testsuite/experimental/simd/tests/logarithm.cc | 83 + .../experimental/simd/tests/mask_broadcast.cc | 67 + .../experimental/simd/tests/mask_conversions.cc | 113 + .../experimental/simd/tests/mask_implicit_cvt.cc | 102 + .../experimental/simd/tests/mask_loadstore.cc | 161 + .../experimental/simd/tests/mask_operator_cvt.cc | 111 + .../experimental/simd/tests/mask_operators.cc | 57 + .../experimental/simd/tests/mask_reductions.cc | 226 + .../testsuite/experimental/simd/tests/math_1arg.cc | 107 + .../testsuite/experimental/simd/tests/math_2arg.cc | 79 + .../experimental/simd/tests/operator_cvt.cc | 1072 ++ .../testsuite/experimental/simd/tests/operators.cc | 297 + .../experimental/simd/tests/reductions.cc | 97 + .../testsuite/experimental/simd/tests/remqo.cc | 70 + .../testsuite/experimental/simd/tests/simd.cc | 46 + .../testsuite/experimental/simd/tests/sincos.cc | 44 + .../experimental/simd/tests/split_concat.cc | 183 + .../testsuite/experimental/simd/tests/splits.cc | 38 + .../experimental/simd/tests/trigonometric.cc | 41 + .../experimental/simd/tests/trunc_ceil_floor.cc | 109 + .../testsuite/experimental/simd/tests/where.cc | 136 + .../testsuite/libstdc++-dg/conformance.exp | 18 +- 770 files changed, 59238 insertions(+), 23828 deletions(-) create mode 100644 gcc/config/rs6000/fusion.md create mode 100755 gcc/config/rs6000/genfusion.pl create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas19.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/inh-ctor36.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/inh-ctor39.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/using-enum-7.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98770_a.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98770_b.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_a.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_b.H create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_c.C create mode 100644 gcc/testsuite/g++.dg/parse/error63.C create mode 100644 gcc/testsuite/g++.dg/pr97627.C create mode 100644 gcc/testsuite/g++.dg/warn/Warray-bounds15.C create mode 100644 gcc/testsuite/g++.dg/warn/effc5.C create mode 100644 gcc/testsuite/g++.target/i386/pr98847.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr98849.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98853-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98853-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/combined-conditionals-1.c create mode 100644 gcc/testsuite/gcc.dg/pr98331.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr97260.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-pr98854.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr97701.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vaddlv_1.c create mode 100644 gcc/testsuite/gcc.target/i386/20051216-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr97684.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98833.c create mode 100644 gcc/testsuite/gcc.target/powerpc/float128-longdouble-math.c create mode 100644 gcc/testsuite/gcc.target/powerpc/float128-longdouble-stdio.c delete mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.p8.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.p9.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr91903.c create mode 100644 gcc/testsuite/gcc.target/riscv/attribute-18.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/elemental_function_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr86470.f90 create mode 100644 gcc/testsuite/gfortran.dg/proc_ptr_52.f90 create mode 100644 libgo/go/go/build/constraint/expr.go create mode 100644 libgo/go/go/build/constraint/expr_test.go rename libgo/go/go/build/testdata/withvendor/src/a/{ => vendor}/c/d/d.go (100%) create mode 100644 libgo/go/internal/execabs/execabs.go create mode 100644 libgo/go/internal/execabs/execabs_test.go create mode 100644 libgo/go/os/signal/signal_linux_test.go copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/a (100%) copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/b (100%) copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/dir/x (100%) create mode 100644 libgo/go/runtime/metrics/example_test.go create mode 100644 libgo/go/runtime/testdata/testwinsignal/main.go delete mode 100644 libgo/go/syscall/exec_darwin.go rename libgo/go/syscall/{mkasm_darwin.go => mkasm.go} (51%) create mode 100644 libphobos/libdruntime/core/sys/bionic/err.d create mode 100644 libphobos/libdruntime/core/sys/darwin/err.d create mode 100644 libphobos/libdruntime/core/sys/darwin/ifaddrs.d create mode 100644 libphobos/libdruntime/core/sys/darwin/mach/nlist.d create mode 100644 libphobos/libdruntime/core/sys/darwin/mach/stab.d create mode 100644 libphobos/libdruntime/core/sys/darwin/sys/attr.d create mode 100644 libphobos/libdruntime/core/sys/dragonflybsd/err.d create mode 100644 libphobos/libdruntime/core/sys/freebsd/err.d create mode 100644 libphobos/libdruntime/core/sys/linux/err.d create mode 100644 libphobos/libdruntime/core/sys/netbsd/err.d create mode 100644 libphobos/libdruntime/core/sys/openbsd/err.d create mode 100644 libphobos/libdruntime/core/sys/posix/locale.d copy libphobos/libdruntime/core/{ => sys/posix}/stdc/time.d (55%) create mode 100644 libphobos/libdruntime/core/sys/posix/string.d create mode 100644 libphobos/libdruntime/core/sys/posix/strings.d mode change 100644 => 100755 libphobos/libdruntime/core/sys/posix/sys/ioccom.d mode change 100644 => 100755 libphobos/libdruntime/core/sys/posix/sys/ttycom.d create mode 100644 libphobos/libdruntime/core/sys/solaris/err.d create mode 100644 libphobos/libdruntime/core/sys/windows/sdkddkver.d create mode 100644 libphobos/libdruntime/core/sys/windows/stdc/time.d delete mode 100644 libphobos/libdruntime/core/thread.d create mode 100644 libphobos/libdruntime/core/thread/context.d create mode 100644 libphobos/libdruntime/core/thread/fiber.d create mode 100644 libphobos/libdruntime/core/thread/osthread.d create mode 100644 libphobos/libdruntime/core/thread/package.d create mode 100644 libphobos/libdruntime/core/thread/threadbase.d create mode 100644 libphobos/libdruntime/core/thread/threadgroup.d create mode 100644 libphobos/libdruntime/core/thread/types.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acdouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acfloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acreal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Adouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Afloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Ag.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Aint.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Along.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Areal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Ashort.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_C.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_byte.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cdouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cent.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cfloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_char.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_creal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_dchar.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_delegate.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_double.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_float.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_idouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ifloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_int.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ireal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_long.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_n.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ptr.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_real.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_short.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ubyte.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ucent.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_uint.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ulong.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ushort.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_void.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_wchar.d create mode 100644 libstdc++-v3/include/experimental/bits/numeric_traits.h create mode 100644 libstdc++-v3/include/experimental/bits/simd.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_builtin.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_converter.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_detail.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_fixed_size.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_math.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_neon.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_ppc.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_scalar.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_x86.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_x86_conversions.h create mode 100644 libstdc++-v3/include/experimental/simd create mode 100755 libstdc++-v3/scripts/check_simd create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string/operations/conta [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string/operations/conta [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100755 libstdc++-v3/testsuite/experimental/simd/driver.sh create mode 100755 libstdc++-v3/testsuite/experimental/simd/generate_makefile.sh create mode 100644 libstdc++-v3/testsuite/experimental/simd/standard_abi_usable.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/standard_abi_usable_2.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/abs.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/algorithms.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/conversions.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/make_vec.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/mathreference.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/metahelpers.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/simd_view.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/test_values.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/ulp.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/verify.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/broadcast.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/casts.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/fpclassify.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/frexp.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/generator.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/hypot3_fma.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/integer_operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/ldexp_scalbn_sca [...] create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/loadstore.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/logarithm.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_broadcast.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_conversions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_implicit_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_loadstore.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_operator_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_reductions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/math_1arg.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/math_2arg.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/operator_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/reductions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/remqo.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/simd.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/sincos.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/split_concat.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/splits.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/trigonometric.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/trunc_ceil_floor.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/where.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_debug updated (1f5a5ecb -> 749c50f1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_debug in repository toolchain/ci/base-artifacts. discards 1f5a5ecb 0: update: gcc-e62bb7f083470ccdadbd83ef885c6fe1e5cb9e67: 1 new 749c50f1 0: update: gcc-2b5af1034829f69be5e91fc39c10cea267a93025: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1f5a5ecb) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-master-aarch64-b [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-prepare_abe/console.log | 255 +- 04-build_abe-bootstrap_debug/console.log | 70432 ++++++++++++++-------------- 05-check_regression/console.log | 4 +- 06-update_baseline/console.log | 2 +- console.log | 70821 +++++++++++++++-------------- jenkins/manifest.sh | 10 +- 7 files changed, 70844 insertions(+), 70810 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (7cb6b97300 -> 74208cd252)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/qemu. from 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] adds 5d593bdf10 pci/shpc: don't push attention button when ejecting powered- [...] adds 6da32fe5ef vhost-user-fs: add the "bootindex" property adds 6f9ec653f3 acpi: Allow DSDT acpi table changes adds 4c4465ff1c acpi: Fix unmatched expected DSDT.pxb file adds e41ee85528 acpi: Add addr offset in build_crs adds 0cf8882fd0 acpi/gpex: Inform os to keep firmware resource map adds aee519c210 acpi/gpex: Exclude pxb's resources from PCI0 adds cc9346e4a9 Kconfig: Compile PXB for ARM_VIRT adds f698a88a77 acpi: Enable pxb unit-test for ARM virt machine adds ccee1a8140 acpi: Update _DSM method in expected files adds e0cbcf1eea Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 1695854b37 hw/block: m25p80: Don't write to flash if write is disabled adds 465ef47abe hw/block: m25p80: Implement AAI-WP command support for SST flashes adds edf647864b gdb: riscv: Add target description adds 1a475d39ef RISC-V: Place DTB at 3GB boundary instead of 4GB adds d102f19a20 target/riscv/pmp: Raise exception if no PMP entry is configured adds 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type adds 29b5fe0dcd hw/misc/sifive_u_otp: handling the fails of blk_pread and bl [...] adds 56118ee88d target/riscv: Make csr_ops[CSR_TABLE_SIZE] external adds 8ceac5dc3d target/riscv: Add CSR name in the CSR function table adds b93777e1b4 target/riscv: Generate the GDB XML file for CSR registers dy [...] adds 138ca49a82 target/riscv: Remove built-in GDB XML files for CSRs adds a8259b5323 riscv: Pass RISCVHartArrayState by pointer adds 20b8016ed8 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds 8714e811a5 tests/docker: Remove Debian 9 remnant lines adds b8a322549b Makefile: add GNU global tags support adds 977cb99a15 shippable.yml: Remove jobs duplicated on Gitlab-CI adds e405a3ebf5 Add newline when generating Dockerfile adds f2c78150c3 Makefile: wrap ctags in quiet-command calls adds af5d5762f3 Makefile: wrap etags in quiet-command calls adds 3e6c147535 Makefile: wrap cscope in quiet-command calls adds ec9d7c38ec docker: expand debian-amd64 image to include tag tools adds a8a3abe0b3 gitlab: move docs and tools build across from Travis adds 228e3ec4e2 Fix build with new yank feature by adding stubs adds 22250a6ecd gitlab: migrate the minimal tools and unit tests from Travis adds 9e5acb373d scripts/checkpatch.pl: fix git-show invocation to include diffstat adds 5662ab11f6 test/guest-debug: echo QEMU command as well adds b1863ccc95 configure: gate our use of GDB to 8.3.1 or above adds 9559150e86 Revert "tests/tcg/multiarch/Makefile.target: Disable run-gdb [...] adds c00506aa26 gdbstub: implement a softmmu based test adds 51c623b0de gdbstub: add support to Xfer:auxv:read: packet adds ad9dcb207b gdbstub: drop CPUEnv from gdb_exit() adds 5ef0317f58 gdbstub: drop gdbserver_cleanup in favour of gdb_exit adds b9e10c6c75 gdbstub: ensure we clean-up when terminated adds 797920b952 target/arm: use official org.gnu.gdb.aarch64.sve layout for [...] adds 56b5170c87 semihosting: Move ARM semihosting code to shared directories adds 0bb446d8b0 semihosting: Change common-semi API to be architecture-independent adds 3c37cfe0b1 semihosting: Change internal common-semi interfaces to use C [...] adds 095f8c0293 semihosting: Support SYS_HEAPINFO when env->boot_info is not set adds a10b9d93ec riscv: Add semihosting support adds 6b80cb25b4 riscv: Add semihosting support for user mode adds 4d834039c2 semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ adds 27e3b109d1 semihosting: Implement SYS_TMPNAM adds 767ba049b8 semihosting: Implement SYS_ISERROR adds 8814b1327c Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds a82185880e hw/virtio-pci: Replace error_report() by qemu_log_mask(GUEST_ERROR) adds b026d4a6e6 pl031: Use timer_free() in the finalize function to avoid memleaks adds 3d64fdde67 misc/mos6522: Use timer_free() in the finalize function to a [...] adds 580e733321 hw/ide/ahci: Replace fprintf() by qemu_log_mask(GUEST_ERROR) adds e43d564fa3 Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] adds 706e944206 hw/ppc/sam460ex: Drop use of ppcuic_init() adds 7980822342 hw/ppc: Delete unused ppc405cr_init() code adds 37dc4b5f7c hw/intc/ppc-uic: Make default dcr-base 0xc0, not 0x30 adds 71c3c44bc3 hw/ppc/ppc405_uc: Drop use of ppcuic_init() adds f7c4acf572 hw/ppc: Remove unused ppcuic_init() adds fb6d04c075 Revert "sam460ex: Remove FDT_PPC dependency from KConfig" adds dbc2758921 Revert "ppc4xx: Move common dependency on serial to common option" adds f17969db71 sam460ex: Use type cast macro instead of simple cast adds 73598c75df spapr: Improve handling of memory unplug with old guests adds bb51f2fae7 spapr.h: fix trailing whitespace in phb_placement adds eb72b63988 spapr_hcall.c: make do_client_architecture_support static adds 7058904738 spapr_rtas.c: fix identation of rtas_ibm_suspend_me() args adds 2a05350e90 spapr_cpu_core.c: use g_auto* in spapr_create_vcpu() adds c114af1639 Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for [...] adds c8abcc87b1 hw/m68k/next-cube: Make next_irq() function static adds 660bef3390 hw/m68k/next-cube: Move register/interrupt functionality int [...] adds 4083163645 hw/m68k/next-cube: Move mmio_ops into NeXTPC device adds 1dc7aeae61 hw/m68k/next-cube: Move scr_ops into NeXTPC device adds b497f4a1f8 hw/m68k/next-cube: Make next_irq take NeXTPC* as its opaque adds ac99317b5f hw/m68k/next-cube: Move int_status and int_mask to NeXTPC struct adds d9cd403972 hw/m68k/next-cube: Make next_irq GPIO inputs to NEXT_PC device adds 6f0face749 hw/m68k/next-cube: Move rtc into NeXTPC struct adds 00a43a6be2 hw/m68k/next-cube: Remove unused fields from NeXTState adds 75ca77ec7b hw/m68k/next-cube: Add vmstate for NeXTPC device adds 41da324711 hw/m68k/next-cube: Add missing header comment to next-cube.h adds f1fcb6851a Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds 283fc52ade target/arm: Implement an IMPDEF pauth algorithm adds eb94284d08 target/arm: Add cpu properties to control pauth adds 8073b87187 target/arm: Use object_property_add_bool for "sve" property adds cc974d5cd8 target/arm: remove redundant tests adds f3ee5160ce target/arm: add arm_is_el2_enabled() helper adds e6ef016926 target/arm: use arm_is_el2_enabled() where applicable adds e04a5752cb target/arm: use arm_hcr_el2_eff() where applicable adds 59dd089cf9 target/arm: factor MDCR_EL2 common handling adds 5ca192dfc5 target/arm: Define isar_feature function to test for presenc [...] adds 6c85f90626 target/arm: add 64-bit S-EL2 to EL exception table adds b6ad6062f1 target/arm: add MMU stage 1 for Secure EL2 adds e9152ee91c target/arm: add ARMv8.4-SEL2 system registers adds c4f060e89e target/arm: handle VMID change in secure state adds 3d4bd39743 target/arm: do S1_ptw_translate() before address space lookup adds 588c6dd113 target/arm: translate NS bit in page-walks adds 7879460a61 target/arm: generalize 2-stage page-walk condition adds b1a10c868f target/arm: secure stage 2 translation regime adds 9861248f63 target/arm: set HPFAR_EL2.NS on secure stage 2 faults adds 6b340aeb48 target/arm: revector to run-time pick target EL adds 926c1b9789 target/arm: Implement SCR_EL2.EEL2 adds 24179fea7e target/arm: enable Secure EL2 in max CPU adds bc944d3a8b target/arm: refactor vae1_tlbmask() adds b64ee454a4 target/arm: Introduce PREDDESC field definitions adds 86300b5d04 target/arm: Update PFIRST, PNEXT for pred_desc adds f9b0fccecc target/arm: Update ZIP, UZP, TRN for pred_desc adds 70acaafef2 target/arm: Update REV, PUNPK for pred_desc adds 73624e04a5 npcm7xx_adc-test: Fix memleak in adc_qom_set adds 0ae4f11ee5 target/arm/m_helper: Silence GCC 10 maybe-uninitialized error adds b93f4fbdc4 docs: Build and install all the docs in a single manual adds 48202c7124 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds c0cb758eec osdep.h: Remove <sys/signal.h> include adds cd5d20efa9 configure: Add sys/timex.h to probe clock_adjtime adds 29ce0d35e1 libvhost-user: Include poll.h instead of sys/poll.h adds 9c57272507 hw/block/nand: Rename PAGE_SIZE to NAND_PAGE_SIZE adds 2d0fc797fa elf2dmp: Rename PAGE_SIZE to ELF2DMP_PAGE_SIZE adds d2c4f3841d tests: Rename PAGE_SIZE definitions adds eb8b1a797a accel/kvm: avoid using predefined PAGE_SIZE adds 8df04b04ed tests/docker: Add dockerfile for Alpine Linux adds 872cda9c5e tests/check-block.sh: Refuse to run the iotests with BusyBox' sed adds b22786eab0 gitlab-ci: Add alpine to pipeline adds 3e829c0468 qtest/npcm7xx_pwm-test: Fix memleak in pwm_qom_get adds f8e3df09d2 tests: Fix memory leak in tpm-util.c adds 2b42989c04 MAINTAINERS: Remove Ben Warren adds 4251dfb082 MAINTAINERS: Make status spellings consistent adds 954b83f132 Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds 992809bf8b qemu-nbd: Fix a memleak in qemu_nbd_client_list() adds af74b550bd qemu-nbd: Fix a memleak in nbd_client_thread() adds c7040ff64e block: Honor blk_set_aio_context() context requirements adds f148ae7d36 nbd/server: Quiesce coroutines on context switch adds ec77662e60 iotests/277: use dot slash for nbd-fault-injector.py running adds fb07b5c7f2 iotests/303: use dot slash for qcow2.py running adds f93e19fb03 iotests: fix some whitespaces in test output files adds fd6ce1d085 iotests: make tests executable adds 92a476e959 iotests/294: add shebang line adds 9dd003a998 iotests: define group in each iotest adds 51223cbfcc iotests/264: fix style adds 5bd04f613a iotests.py: fix qemu_tool_pipe_and_status() adds f874e7fa3b iotests.py: qemu_io(): reuse qemu_tool_pipe_and_status() adds fef80ea073 Merge remote-tracking branch 'remotes/ericb/tags/pull-nbd-20 [...] adds ad11129b30 s390x/tcg: Fix ALGSI adds c23908305b s390x/tcg: Fix RISBHG adds 401bf46779 s390x/tcg: Don't ignore content in r0 when not specified via [...] adds d944293d9a tests/tcg/s390x: Fix EXRL tests adds e312fa1d78 s390x/tcg: Ignore register content if b1/b2 is zero when han [...] adds ab5ec23f9c update-linux-headers: Include const.h adds b3c818a47f Update linux headers to 5.11-rc2 adds b2f96f9e4f vfio-ccw: Connect the device request notifier adds e6a80232f4 s390x: Use strpadcpy for copying vm name adds a957d25dde Merge remote-tracking branch 'remotes/cohuck-gitlab/tags/s39 [...] adds 2bb963ff6b linux-user: Support F_ADD_SEALS and F_GET_SEALS fcntls adds fe51b0a597 linux-user: add missing UDP get/setsockopt option adds 22db121389 linux-user: add missing IPv6 get/setsockopt option adds 38987eabb1 linux-user: Add IPv6 options to do_print_sockopt() adds b1d2e476e9 linux-user: Remove obsolete F_SHLCK and F_EXLCK translation adds 0e32462630 Merge remote-tracking branch 'remotes/vivier2/tags/linux-use [...] adds a3c27ea034 hw/usb/host-libusb.c: fix build with kernel < 5.0 adds 268c02424b hw/usb: Fix bad printf format specifiers adds c3585b600b hw/usb: Convert to qdev_realize() adds 96b66e5575 hw/usb/hcd-xhci: Fix extraneous format-truncation error on 3 [...] adds 2e8f72acb0 scsi/utils: Add INVALID_PARAM_VALUE sense code definition adds d755cb9696 hw/usb/dev-uas: Report command additional adb length as unsupported adds 0f6dba145a usb: add pcap support. adds 2980a31673 usb-host: map LIBUSB_SPEED_SUPER_PLUS to USB_SPEED_SUPER adds e93c65a6c6 Merge remote-tracking branch 'remotes/kraxel/tags/usb-202101 [...] adds c27025e044 runstate: cleanup reboot and panic actions adds 15588a6245 configure: MinGW respect --bindir argument adds 5a140b255d x86/cpu: Use max host physical address if -cpu max option is [...] adds 23a77b2d18 build-system: clean up TCG/TCI configury adds acd15fc2e8 util/cacheflush: Fix error generated by clang adds bbf9019141 softmmu/physmem: Silence GCC 10 maybe-uninitialized error adds b8d7f1bc59 ide: atapi: check logical block address and read size (CVE-2 [...] adds 1df783eab5 build-sys: remove unused LIBS adds 5fc0617f13 build-sys: set global arguments for cflags/ldflags adds 0ba781957e build-sys: add libvhost-user missing dependencies adds 3a489d38fd meson: Declare have_virtfs_proxy_helper in main meson.build adds 70903cc2fb nsis: adjust for new MinGW paths adds b846ab7c95 meson: convert wixl detection to Meson adds 983d0a75c0 meson: Summarize information related to directories first adds e11a0e17c4 meson: Display host binaries information altogether adds 1d718865f4 meson: Summarize overall features altogether adds 2e864b8b8d meson: Summarize compilation-related information altogether adds aa3ca63427 meson: Display accelerators and selected targets altogether adds 813803aadf meson: Display block layer information altogether adds aa58028afb meson: Display crypto-related information altogether adds 69a78ccea9 meson: Add a section header for library dependencies adds eae9a1d18b meson.build: Declare global edk2_targets / install_edk2_blob [...] adds 45b545dd19 meson.build: Detect bzip2 program adds 3e3267a9d7 acceptance: switch to QMP change-vnc-password command adds cfb5387a1d hmp: remove "change vnc TARGET" command adds 0afec75734 qmp: remove deprecated "change" command adds 653c974735 vnc: support "-vnc help" adds 63758d1073 qemu-option: clean up id vs. list->merge_lists adds afd736252f qemu-option: move help handling to get_opt_name_value adds ccd3b3b811 qemu-option: warn for short-form boolean options adds e81eb5e6d1 Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/fo [...] adds bfff072c50 tcg: update the cpu running flag in cpu_exec_step_atomic adds c52ea111e0 qemu/compiler: Split out qemu_build_not_reached_always adds 666cc794ab tcg: Optimize inline dup_const for MO_64 adds d9d699dd7c accel/tcg: Make cpu_gen_init() static adds 0f4abea8ef accel/tcg: Move tb_flush_jmp_cache() to cputlb.c adds c03f041f12 accel/tcg: Restrict tb_gen_code() from other accelerators adds ee64036a4b accel/tcg: Declare missing cpu_loop_exit*() stubs adds 6526919224 accel/tcg: Restrict cpu_io_recompile() from other accelerators adds 653b87eb36 tcg: Toggle page execution for Apple Silicon adds ae30e86661 tcg: Restart code generation when we run out of temps adds e672f1d397 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 281c5c95b2 hw/sd: ssi-sd: Fix incorrect card response sequence adds dec6d33849 hw/sd: sd: Support CMD59 for SPI mode adds e9d28020d2 hw/sd: sd: Drop sd_crc16() adds 0b73ce3060 util: Add CRC16 (CCITT) calculation routines adds 2d174cc38b hw/sd: ssi-sd: Suffix a data block with CRC16 adds 3a67cbe619 hw/sd: ssi-sd: Add a state representing Nac adds 1fb85c42ca hw/sd: ssi-sd: Fix the wrong command index for STOP_TRANSMISSION adds bc1edaf204 hw/sd: ssi-sd: Use macros for the dummy value and tokens in [...] adds 3f20ccd359 hw/sd: sd.h: Cosmetic change of using spaces adds 55d98950a6 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/sdm [...] adds acef3f8b47 9pfs/proxy: Check return value of proxy_marshal() adds 2e53160fc6 9pfs: Convert V9fsFidState::clunked to bool adds feabd6cf78 9pfs: Convert V9fsFidState::fid_list to QSIMPLEQ adds 20b7f45b22 9pfs: Improve unreclaim loop adds 81f9766b7a 9pfs: Convert reclaim list to QSLIST adds 3dcfd4e3f2 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds 831734cce6 net: Fix handling of id in netdev_add and netdev_del adds 0dcf0c0aee net: checksum: Skip fragmented IP packets adds d97f11590a net: checksum: Add IP header checksum calculation adds f574633529 net: checksum: Introduce fine control over checksum type adds 31ee895047 Merge remote-tracking branch 'remotes/jasowang/tags/net-pull [...] adds 68a5b02a46 tpm: tpm_spapr: Remove unused tracepoint adds 9cd69f1a27 Merge remote-tracking branch 'remotes/stefanberger/tags/pull [...] adds 0c8de0a133 iotests: fix _check_o_direct adds 1252e03b8e copy-on-read: support preadv/pwritev_part functions adds 8872ef78ab block: add API function to insert a node adds 16e09a21af copy-on-read: add filter drop function adds 880747a887 qapi: add filter-node-name to block-stream adds e4c8fddde7 qapi: copy-on-read filter: add 'bottom' option adds b6e0985a4c iotests: add #310 to test bottom node in COR driver adds 897dd0ec4f block: include supported_read_flags into BDS structure adds e275458b29 copy-on-read: skip non-guest reads if no copy needed adds 000e5a1cda stream: rework backing-file changing adds 7f4a396d76 qapi: block-stream: add "bottom" argument adds 9126a2dc4b iotests: 30: prepare to COR filter insertion by stream job adds 0f6c94988a block/stream: add s->target_bs adds 205736f488 block: apply COR-filter to block-stream jobs adds 3e0105e059 iotests.py: Assume a couple of variables as given adds 59aec86982 iotests/297: Rewrite in Python and extend reach adds c5ff5a3caa iotests: Move try_remove to iotests.py adds 20e2580eec iotests/129: Remove test images in tearDown() adds f9a6256b48 iotests/129: Do not check @busy adds a1933dac8f iotests/129: Use throttle node adds 55557b0245 iotests/129: Actually test a commit job adds 20c15f7c52 iotests/129: Limit mirror job's buffer size adds 636aa64d48 iotests/129: Clean up pylint and mypy complaints adds 59c9466d58 iotests/300: Clean up pylint and mypy complaints adds f4be822519 coroutine-sigaltstack: Add SIGUSR2 mutex adds 86c6a3b690 qapi: backup: add perf.use-copy-range parameter adds 3b8c2329b5 block/block-copy: More explicit call_state adds de4641b46b block/block-copy: implement block_copy_async adds 26be9d62dd block/block-copy: add max_chunk and max_workers parameters adds 2e099a9d29 block/block-copy: add list of all call-states adds 7e032df0ea block/block-copy: add ratelimit to block-copy adds a6d23d56df block/block-copy: add block_copy_cancel adds e0323a045f blockjob: add set_speed to BlockJobDriver adds 3ee1483b95 job: call job_enter from job_pause adds 2c59fd833a qapi: backup: add max-chunk and max-workers to x-perf struct adds 55f3e5cb3b iotests: 56: prepare for backup over block-copy adds 67a066fbe4 iotests/129: Limit backup's max-chunk/max-workers adds 61623f8215 iotests: 185: prepare for backup over block-copy adds 34a5de525a iotests: 219: prepare for backup over block-copy adds 2d0f32e3fc iotests: 257: prepare for backup over block-copy adds d51590fc3e block/block-copy: make progress_bytes_callback optional adds 511e7d31bf block/backup: drop extra gotos from backup_run() adds 71eed4cebe backup: move to block-copy adds 6a30f663d4 qapi: backup: disable copy_range by default adds 5b49c2bdc1 block/block-copy: drop unused block_copy_set_progress_callback() adds 143a6384f5 block/block-copy: drop unused argument of block_copy() adds 2096de521e simplebench/bench_block_job: use correct shebang line with python3 adds b2fcb0c575 simplebench: bench_block_job: add cmd_options argument adds c701f59253 simplebench: add bench-backup.py adds 797e3e3805 block: report errno when flock fcntl fails adds 0f46147e10 iotests: Add test for the regression fixed in c8bf9a9169 adds 014bb4b0e5 iotests/118: Drop 'change' test adds bb24cdc5ef iotests/178: Pass value to invalid option adds 565c86af51 Merge remote-tracking branch 'remotes/maxreitz/tags/pull-blo [...] adds ea2ccb6561 target/microblaze: Add use-non-secure property adds 671a0a1265 target/microblaze: use MMUAccessType instead of int in mmu_t [...] adds 43a9ede1ef target/microblaze: Add security attributes on memory transactions adds bf159f0bdc Merge remote-tracking branch 'remotes/edgar/tags/edgar/xilin [...] adds 4762c82cbd tests/docker: Install static libc package in CentOS 7 adds 4e41d4a34e gitlab-ci: Test building linux-user targets on CentOS 7 adds db0108d5d8 gitlab-ci.yml: Avoid some submodules to speed up the CI a li [...] adds 90520ee4ca configure: Only check for audio drivers if system-mode is selected adds 610e7e0e69 meson: Do not build optional libraries by default adds 8cd95aec4c gitlab-ci.yml: Exclude some redundant targets in build-witho [...] adds 12a917a14f gitlab-ci.yml: Avoid recompiling the sources in the test jobs adds cf5891ec53 docs/devel: Explain how acceptance tests can be skipped adds f8a9b4c665 libqtest: Rework qtest_rsp() adds af47e82269 Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds d239726c53 Revert "vnc: move initialization to framebuffer_update_request" adds 104b8d1932 vnc: send extended desktop resize on update requests adds 15b08119ad hw/display/vmware_vga: Remove dependency on VNC header adds 091f255b89 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021012 [...] adds 86b1cf3227 block: Separate blk_is_writable() and blk_supports_write_perm() adds 720d10d67b virtio-scsi-test: Test writing to scsi-cd device adds 362ef77f9b iotests: 146: drop extra whitespaces from .out file adds b25a948875 iotests: add findtests.py adds 2e5a2f57db iotests: add testenv.py adds d74c754c92 iotests: add testrunner.py adds f203080bbd iotests: rewrite check into python adds a44be0334b iotests: rename and move 169 and 199 tests adds 0bcd12fb15 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] new e9d635ea18 net: Clarify early exit condition new 240ee8bd31 qapi: A couple more QAPI_LIST_PREPEND() stragglers new dc13f40c6b qapi: Introduce QAPI_LIST_APPEND new c3033fd372 qapi: Use QAPI_LIST_APPEND in trivial cases new 95b3a8c8a8 qapi: More complex uses of QAPI_LIST_APPEND new 7e7eb9f852 Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi- [...] new 1a00195335 MAINTAINERS: Update 9pfs tree URL new 5fa6ab7ecc tcg/tci: Restrict tci_write_reg16() to 64-bit hosts new 0c373c0178 net/slirp.c: Fix spelling error in error message new 77182df19f target/rx: Fix compiler errors for build with sanitizers new 5101d00d2f Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] new 9da4a314a0 iotests/testrunner: fix recognition of python tests new 4cea90be62 tests/Makefile.include: export PYTHON for check-block.sh new 3701c07e63 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] new 1d51bc96cc target/arm: Implement ID_PFR2 new 54a78718be target/arm: Conditionalize DBGDIDR new 7848023ae4 arm: rename xlnx-zcu102.canbusN properties new c97377652d hw: gpio: implement gpio-pwr driver for qemu reset/poweroff new e61bde40dd arm-virt: refactor gpios creation new daa726d926 arm-virt: add secure pl061 for reset/power down new 1e5ce6e10a hw/misc: Fix arith overflow in NPCM7XX PWM module new a9dd161ff2 target/arm: Replace magic value by MMU_DATA_LOAD definition new 2b9f74efcc configure: Move preadv check to meson.build new 3812c0c4cb configure: cross-compiling with empty cross_prefix new 1ad27f7d93 osdep: build with non-working system() function new 452cfb1684 darwin: remove redundant dependency declaration new 0ca321eaf6 darwin: fix cross-compiling for Darwin new f6bca9dff5 configure: cross compile should use x86_64 cpu_family new 422a5fd087 darwin: detect CoreAudio for build new 32063086a7 darwin: remove 64-bit build detection on 32-bit OS new 8a74ce618b hvf: Add hypervisor entitlement to output binaries new 677726ef1e hw/misc/pvpanic: split-out generic and bus dependent code new d097b3dcb6 hw/misc/pvpanic: add PCI interface support new cb2cc20692 pvpanic : update pvpanic spec document new c0f82826a1 tests/qtest: add a test case for pvpanic-pci new ad140dadd5 ptimer: Add new ptimer_set_period_from_clock() function new 132b10251c clock: Add new clock_has_source() function new 30858dafd1 tests: Add a simple test of the CMSDK APB timer new 9cf5eb29b2 tests: Add a simple test of the CMSDK APB watchdog new 9bc064b539 tests: Add a simple test of the CMSDK APB dual timer new b56d351e25 hw/timer/cmsdk-apb-timer: Rename CMSDKAPBTIMER struct to CMS [...] new 7cc378edee hw/timer/cmsdk-apb-timer: Add Clock input new 55fd0f84a2 hw/timer/cmsdk-apb-dualtimer: Add Clock input new eeae0b2bf4 hw/watchdog/cmsdk-apb-watchdog: Add Clock input new 13059a3a10 hw/arm/armsse: Rename "MAINCLK" property to "MAINCLK_FRQ" new 8fd34dc0c4 hw/arm/armsse: Wire up clocks new efc34aaa82 hw/arm/mps2: Inline CMSDK_APB_TIMER creation new 640ec25807 hw/arm/mps2: Create and connect SYSCLK Clock new dee1515bc3 hw/arm/mps2-tz: Create and connect ARMSSE Clocks new fd630cdad7 hw/arm/musca: Create and connect ARMSSE Clocks new 4bebb9ad4e hw/arm/stellaris: Convert SSYS to QOM device new 1e31d8ee45 hw/arm/stellaris: Create Clock input for watchdog new 5e066562f5 hw/timer/cmsdk-apb-timer: Convert to use Clock input new 7208aafb6c hw/timer/cmsdk-apb-dualtimer: Convert to use Clock input new 4c4599fec9 hw/watchdog/cmsdk-apb-watchdog: Convert to use Clock input new 7bbb12f305 tests/qtest/cmsdk-apb-watchdog-test: Test clock changes new 8ee3e26ece hw/arm/armsse: Use Clock to set system_clock_scale new 911612989d arm: Don't set freq properties on CMSDK timer, dualtimer, wa [...] new 38867d0b7e arm: Remove frq properties on CMSDK timer, dualtimer, watchd [...] new 14711b6f54 hw/arm/stellaris: Remove board-creation reset of STELLARIS_SYS new 9df52f58e7 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] new 8573431b9c crypto: Fix some code style problems, add spaces around operator new 31b6aefdbd crypto: Move USER_CREATABLE to secret_common base class new 668cb74b2a crypto: Forbid broken unloading of secrets new ab366aae78 crypto: Fix memory leaks in set_loaded for tls-* new 166310299a os: deprecate the -enable-fips option and QEMU's FIPS enforcement new 4d7beeab38 Prefer 'on' | 'off' over 'yes' | 'no' for bool options new e6e80fcfd6 docs: simplify and clarify the platform support rules new f029f91122 docs: fix missing backslash in certtool shell example new 7d7dbf9dc1 configure: replace --enable/disable-git-update with --with-g [...] new c93c7dc036 crypto: Add spaces around operator new f4d87ce47c ui: update keycodemapdb submodule commit new a07e9fdd33 tests: Fix runtime error in test-authz-pam new ecb98f5c75 tests: Replace deprecated ASN1 code new 74208cd252 Merge remote-tracking branch 'remotes/berrange-gitlab/tags/m [...] The 75 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .gitignore | 3 + .gitlab-ci.d/containers.yml | 5 + .gitlab-ci.yml | 86 +- .shippable.yml | 14 +- .travis.yml | 25 - MAINTAINERS | 20 +- Makefile | 73 +- accel/hvf/entitlements.plist | 8 + accel/kvm/kvm-all.c | 3 + accel/stubs/tcg-stub.c | 10 + accel/tcg/cpu-exec.c | 7 + accel/tcg/cputlb.c | 19 + accel/tcg/internal.h | 20 + accel/tcg/translate-all.c | 38 +- audio/alsaaudio.c | 18 +- audio/audio.c | 74 +- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 +- audio/audio_win_int.c | 73 +- audio/coreaudio.c | 17 +- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 +- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +- audio/paaudio.c | 73 +- audio/sdlaudio.c | 305 ++++-- audio/spiceaudio.c | 1 + backends/hostmem.c | 10 +- block.c | 25 + block/backup-top.c | 6 +- block/backup-top.h | 1 + block/backup.c | 233 +++-- block/block-backend.c | 19 +- block/block-copy.c | 227 +++- block/copy-on-read.c | 184 +++- block/copy-on-read.h | 32 + block/dirty-bitmap.c | 8 +- block/export/export.c | 7 +- block/file-posix.c | 38 +- block/gluster.c | 13 +- block/io.c | 10 +- block/monitor/block-hmp-cmds.c | 7 +- block/qapi.c | 37 +- block/qcow2-bitmap.c | 15 +- block/replication.c | 2 + block/stream.c | 185 ++-- block/vmdk.c | 9 +- blockdev.c | 96 +- blockjob.c | 6 + bsd-user/syscall.c | 6 +- configure | 287 +++-- contrib/elf2dmp/addrspace.c | 4 +- contrib/elf2dmp/addrspace.h | 6 +- contrib/elf2dmp/main.c | 18 +- crypto/aes.c | 6 +- crypto/block-luks.c | 9 +- crypto/desrfb.c | 4 +- crypto/secret.c | 14 - crypto/secret_common.c | 21 +- crypto/secret_keyring.c | 14 - crypto/tlscredsanon.c | 3 +- crypto/tlscredspsk.c | 3 +- crypto/tlscredsx509.c | 5 +- default-configs/devices/arm-softmmu.mak | 1 + default-configs/devices/riscv32-softmmu.mak | 2 + default-configs/devices/riscv64-softmmu.mak | 2 + default-configs/targets/aarch64-linux-user.mak | 1 + default-configs/targets/aarch64_be-linux-user.mak | 1 + default-configs/targets/arm-linux-user.mak | 1 + default-configs/targets/armeb-linux-user.mak | 1 + default-configs/targets/riscv32-linux-user.mak | 3 +- default-configs/targets/riscv32-softmmu.mak | 2 +- default-configs/targets/riscv64-linux-user.mak | 3 +- default-configs/targets/riscv64-softmmu.mak | 2 +- disas/meson.build | 2 - docs/conf.py | 46 +- docs/devel/clocks.rst | 16 + docs/devel/conf.py | 15 - docs/devel/testing.rst | 112 +- docs/index.html.in | 17 - docs/interop/conf.py | 28 - docs/meson.build | 64 +- docs/specs/conf.py | 16 - docs/specs/pci-ids.txt | 1 + docs/specs/pvpanic.txt | 13 +- docs/system/arm/cpu-features.rst | 21 + docs/system/arm/virt.rst | 2 + docs/system/build-platforms.rst | 63 +- docs/system/conf.py | 28 - docs/system/deprecated.rst | 23 +- docs/system/removed-features.rst | 11 + docs/system/tls.rst | 2 +- docs/system/vnc-security.rst | 10 +- docs/tools/conf.py | 37 - docs/user/conf.py | 15 - dump/dump.c | 22 +- fsdev/meson.build | 1 - gdb-xml/riscv-32bit-csr.xml | 250 ----- gdb-xml/riscv-64bit-csr.xml | 250 ----- gdbstub.c | 65 +- hmp-commands.hx | 6 - hw/9pfs/9p-proxy.c | 3 +- hw/9pfs/9p.c | 102 +- hw/9pfs/9p.h | 8 +- hw/acpi/aml-build.c | 18 +- hw/acpi/cpu.c | 7 +- hw/acpi/memory_hotplug.c | 8 +- hw/arm/Kconfig | 1 + hw/arm/armsse.c | 48 +- hw/arm/mps2-tz.c | 14 +- hw/arm/mps2.c | 28 +- hw/arm/musca.c | 13 +- hw/arm/stellaris.c | 170 ++- hw/arm/virt.c | 111 +- hw/arm/xlnx-zcu102.c | 4 +- hw/block/dataplane/virtio-blk.c | 4 + hw/block/dataplane/xen-block.c | 9 +- hw/block/fdc.c | 9 +- hw/block/m25p80.c | 80 +- hw/block/nand.c | 42 +- hw/block/nvme-ns.c | 7 +- hw/block/onenand.c | 2 +- hw/block/pflash_cfi01.c | 2 +- hw/block/pflash_cfi02.c | 2 +- hw/block/swim.c | 6 +- hw/block/virtio-blk.c | 6 +- hw/block/xen-block.c | 2 +- hw/core/machine-qmp-cmds.c | 127 +-- hw/core/ptimer.c | 34 + hw/display/vmware_vga.c | 3 +- hw/gpio/Kconfig | 3 + hw/gpio/gpio_pwr.c | 70 ++ hw/gpio/meson.build | 1 + hw/i386/Kconfig | 2 +- hw/i386/acpi-build.c | 3 +- hw/ide/ahci.c | 8 +- hw/ide/atapi.c | 30 +- hw/ide/core.c | 2 +- hw/intc/ppc-uic.c | 2 +- hw/m68k/next-cube.c | 239 +++-- hw/mem/memory-device.c | 12 +- hw/misc/Kconfig | 12 +- hw/misc/meson.build | 4 +- hw/misc/mos6522.c | 9 + hw/misc/npcm7xx_pwm.c | 23 +- hw/misc/pvpanic-isa.c | 94 ++ hw/misc/pvpanic-pci.c | 94 ++ hw/misc/pvpanic.c | 85 +- hw/misc/sifive_u_otp.c | 33 +- hw/net/allwinner-sun8i-emac.c | 2 +- hw/net/cadence_gem.c | 2 +- hw/net/fsl_etsec/rings.c | 18 +- hw/net/ftgmac100.c | 13 +- hw/net/imx_fec.c | 20 +- hw/net/virtio-net.c | 2 +- hw/net/xen_nic.c | 2 +- hw/pci-bridge/Kconfig | 2 +- hw/pci-host/gpex-acpi.c | 87 +- hw/pci/pci.c | 60 +- hw/pci/shpc.c | 4 +- hw/ppc/Kconfig | 6 +- hw/ppc/pnv_pnor.c | 2 +- hw/ppc/ppc405.h | 8 +- hw/ppc/ppc405_boards.c | 8 +- hw/ppc/ppc405_uc.c | 415 +------- hw/ppc/ppc4xx_devs.c | 38 - hw/ppc/sam460ex.c | 76 +- hw/ppc/spapr.c | 24 +- hw/ppc/spapr_cpu_core.c | 12 +- hw/ppc/spapr_events.c | 3 +- hw/ppc/spapr_hcall.c | 1 + hw/ppc/spapr_ovec.c | 7 + hw/ppc/spapr_rtas.c | 6 +- hw/riscv/boot.c | 18 +- hw/riscv/sifive_u.c | 16 +- hw/riscv/spike.c | 8 +- hw/riscv/virt.c | 8 +- hw/rtc/pl031.c | 8 + hw/scsi/scsi-disk.c | 10 +- hw/scsi/scsi-generic.c | 4 +- hw/scsi/virtio-scsi.c | 6 +- hw/sd/sd.c | 32 +- hw/sd/ssi-sd.c | 59 +- hw/semihosting/Kconfig | 4 + .../arm-semi.c => hw/semihosting/arm-compat-semi.c | 525 +++++++--- hw/semihosting/common-semi.h | 39 + hw/semihosting/meson.build | 3 + hw/timer/cmsdk-apb-dualtimer.c | 53 +- hw/timer/cmsdk-apb-timer.c | 55 +- hw/tpm/tpm_spapr.c | 8 +- hw/tpm/trace-events | 1 - hw/usb/bus.c | 16 + hw/usb/ccid-card-passthru.c | 2 +- hw/usb/core.c | 21 +- hw/usb/dev-smartcard-reader.c | 8 +- hw/usb/dev-storage.c | 4 +- hw/usb/dev-uas.c | 12 +- hw/usb/hcd-ehci.c | 4 +- hw/usb/hcd-xhci-pci.c | 4 +- hw/usb/hcd-xhci-sysbus.c | 5 +- hw/usb/hcd-xhci.h | 2 +- hw/usb/host-libusb.c | 18 +- hw/usb/meson.build | 1 + hw/usb/pcap.c | 251 +++++ hw/vfio/ccw.c | 40 +- hw/virtio/vhost-user-fs-pci.c | 2 + hw/virtio/vhost-user-fs.c | 10 + hw/virtio/virtio-pci.c | 6 +- hw/watchdog/cmsdk-apb-watchdog.c | 29 +- include/authz/listfile.h | 2 +- include/block/block-copy.h | 61 +- include/block/block.h | 10 +- include/block/block_int.h | 15 +- include/block/blockjob_int.h | 2 + include/exec/exec-all.h | 11 - include/exec/gdbstub.h | 14 +- include/hw/acpi/aml-build.h | 4 +- include/hw/arm/armsse.h | 14 +- include/hw/arm/virt.h | 2 + include/hw/clock.h | 15 + include/hw/intc/ppc-uic.h | 7 + include/hw/m68k/next-cube.h | 15 +- include/hw/misc/pvpanic.h | 24 +- include/hw/pci/pci.h | 1 + include/hw/ppc/ppc4xx.h | 9 - include/hw/ppc/spapr.h | 9 +- include/hw/ppc/spapr_ovec.h | 1 + include/hw/ptimer.h | 22 + include/hw/riscv/boot.h | 6 +- include/hw/sd/sd.h | 42 +- include/hw/timer/cmsdk-apb-dualtimer.h | 5 +- include/hw/timer/cmsdk-apb-timer.h | 34 +- include/hw/usb.h | 8 + include/hw/virtio/vhost-user-fs.h | 1 + include/hw/watchdog/cmsdk-apb-watchdog.h | 5 +- include/net/checksum.h | 7 +- include/qapi/util.h | 13 + include/qemu/compiler.h | 5 +- include/qemu/crc-ccitt.h | 33 + include/qemu/osdep.h | 44 +- include/qemu/timer.h | 2 + include/qemu/typedefs.h | 1 + include/qemu/xxhash.h | 98 ++ include/scsi/utils.h | 2 + .../infiniband/hw/vmw_pvrdma/pvrdma_verbs.h | 2 +- include/standard-headers/drm/drm_fourcc.h | 175 +++- include/standard-headers/linux/const.h | 36 + include/standard-headers/linux/ethtool.h | 2 +- include/standard-headers/linux/fuse.h | 30 +- include/standard-headers/linux/kernel.h | 9 +- include/standard-headers/linux/pci_regs.h | 16 + include/standard-headers/linux/vhost_types.h | 9 + include/standard-headers/linux/virtio_gpu.h | 82 ++ include/standard-headers/linux/virtio_ids.h | 44 +- include/sysemu/block-backend.h | 3 +- include/tcg/tcg.h | 6 +- include/ui/console.h | 2 +- iothread.c | 12 +- job-qmp.c | 13 +- job.c | 3 + linux-headers/asm-arm64/kvm.h | 3 - linux-headers/asm-generic/unistd.h | 6 +- linux-headers/asm-mips/unistd_n32.h | 1 + linux-headers/asm-mips/unistd_n64.h | 1 + linux-headers/asm-mips/unistd_o32.h | 1 + linux-headers/asm-powerpc/unistd_32.h | 1 + linux-headers/asm-powerpc/unistd_64.h | 1 + linux-headers/asm-s390/unistd_32.h | 1 + linux-headers/asm-s390/unistd_64.h | 1 + linux-headers/asm-x86/kvm.h | 1 + linux-headers/asm-x86/unistd_32.h | 1 + linux-headers/asm-x86/unistd_64.h | 1 + linux-headers/asm-x86/unistd_x32.h | 1 + linux-headers/linux/kvm.h | 56 +- linux-headers/linux/userfaultfd.h | 9 + linux-headers/linux/vfio.h | 1 + linux-headers/linux/vhost.h | 4 + linux-user/aarch64/cpu_loop.c | 3 +- linux-user/alpha/target_fcntl.h | 2 - linux-user/arm/cpu_loop.c | 3 +- linux-user/arm/meson.build | 3 - linux-user/exit.c | 2 +- linux-user/generic/fcntl.h | 5 - linux-user/meson.build | 1 + linux-user/qemu.h | 4 +- linux-user/riscv/cpu_loop.c | 5 + linux-user/{arm => }/semihost.c | 8 +- linux-user/strace.c | 154 ++- linux-user/syscall.c | 23 +- linux-user/syscall_defs.h | 14 +- meson.build | 382 ++++--- meson_options.txt | 4 + migration/migration.c | 20 +- monitor/hmp-cmds.c | 42 +- monitor/qmp-cmds-control.c | 9 +- monitor/qmp-cmds.c | 51 - nbd/server.c | 120 ++- net/checksum.c | 24 +- net/filter-rewriter.c | 4 +- net/net.c | 35 +- net/slirp.c | 2 +- os-posix.c | 3 + pc-bios/descriptors/meson.build | 30 +- pc-bios/meson.build | 6 +- qapi/audio.json | 33 +- qapi/block-core.json | 66 +- qapi/misc.json | 49 - qapi/run-state.json | 10 +- qemu-img.c | 8 +- qemu-nbd.c | 42 +- qemu-options.hx | 30 +- qemu.nsi | 42 +- qga/commands-posix.c | 50 +- qga/commands-win32.c | 99 +- qga/meson.build | 55 +- scripts/checkpatch.pl | 2 +- scripts/entitlement.sh | 13 + scripts/git-submodule.sh | 34 +- scripts/simplebench/bench-backup.py | 167 +++ scripts/simplebench/bench-example.py | 2 +- scripts/simplebench/bench_block_job.py | 13 +- scripts/update-linux-headers.sh | 5 +- scsi/pr-manager.c | 10 +- scsi/utils.c | 5 + softmmu/physmem.c | 2 +- softmmu/runstate-action.c | 4 +- softmmu/runstate.c | 9 +- softmmu/tpm.c | 38 +- softmmu/vl.c | 8 +- stubs/meson.build | 1 + stubs/yank.c | 29 + subprojects/libvhost-user/libvhost-user.h | 2 +- subprojects/libvhost-user/meson.build | 3 + target/arm/cpu-param.h | 2 +- target/arm/cpu.c | 23 +- target/arm/cpu.h | 118 ++- target/arm/cpu64.c | 65 +- target/arm/gdbstub.c | 75 +- target/arm/helper-a64.c | 8 +- target/arm/helper.c | 448 +++++--- target/arm/internals.h | 45 + target/arm/kvm64.c | 2 + target/arm/m_helper.c | 9 +- target/arm/meson.build | 2 - target/arm/monitor.c | 1 + target/arm/op_helper.c | 4 +- target/arm/pauth_helper.c | 27 +- target/arm/sve_helper.c | 33 +- target/arm/tlb_helper.c | 3 + target/arm/translate-a64.c | 4 + target/arm/translate-sve.c | 31 +- target/arm/translate.c | 36 +- target/i386/cpu.c | 25 +- target/m68k/m68k-semi.c | 2 +- target/microblaze/cpu.c | 48 +- target/microblaze/cpu.h | 14 +- target/microblaze/helper.c | 26 +- target/microblaze/mmu.c | 2 +- target/microblaze/mmu.h | 2 +- target/nios2/nios2-semi.c | 2 +- target/riscv/cpu.c | 25 + target/riscv/cpu.h | 11 + target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 10 + target/riscv/csr.c | 342 ++++-- target/riscv/gdbstub.c | 308 +----- target/riscv/insn_trans/trans_privileged.c.inc | 37 +- target/riscv/op_helper.c | 5 + target/riscv/pmp.c | 4 +- target/riscv/pmp.h | 1 + target/riscv/translate.c | 11 + target/rx/op_helper.c | 12 +- target/s390x/insn-data.def | 10 +- target/s390x/kvm.c | 12 +- target/s390x/mem_helper.c | 4 +- target/s390x/misc_helper.c | 7 +- target/s390x/translate.c | 33 +- tcg/tcg.c | 12 +- tcg/tci.c | 2 + tests/Makefile.include | 1 + tests/acceptance/vnc.py | 18 +- tests/check-block.sh | 10 +- tests/crypto-tls-x509-helpers.c | 10 +- tests/crypto-tls-x509-helpers.h | 2 +- tests/data/acpi/microvm/DSDT.pcie | Bin 3023 -> 3031 bytes tests/data/acpi/virt/DSDT | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.memhp | Bin 6557 -> 6565 bytes tests/data/acpi/virt/DSDT.numamem | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.pxb | Bin 7802 -> 7689 bytes tests/docker/Makefile.include | 1 - tests/docker/docker.py | 4 +- tests/docker/dockerfiles/alpine.docker | 55 + tests/docker/dockerfiles/centos7.docker | 1 + tests/docker/dockerfiles/centos8.docker | 1 + tests/docker/dockerfiles/debian-amd64.docker | 6 +- tests/docker/dockerfiles/fedora.docker | 3 + tests/docker/dockerfiles/ubuntu2004.docker | 1 + tests/guest-debug/run-test.py | 35 +- tests/migration/stress.c | 10 +- tests/pkix_asn1_tab.c | 2 +- tests/qemu-iotests/001 | 1 + tests/qemu-iotests/002 | 1 + tests/qemu-iotests/003 | 1 + tests/qemu-iotests/004 | 1 + tests/qemu-iotests/005 | 1 + tests/qemu-iotests/007 | 1 + tests/qemu-iotests/008 | 1 + tests/qemu-iotests/009 | 1 + tests/qemu-iotests/010 | 1 + tests/qemu-iotests/011 | 1 + tests/qemu-iotests/012 | 1 + tests/qemu-iotests/013 | 1 + tests/qemu-iotests/014 | 1 + tests/qemu-iotests/015 | 1 + tests/qemu-iotests/017 | 1 + tests/qemu-iotests/018 | 1 + tests/qemu-iotests/019 | 1 + tests/qemu-iotests/020 | 1 + tests/qemu-iotests/021 | 1 + tests/qemu-iotests/022 | 1 + tests/qemu-iotests/023 | 1 + tests/qemu-iotests/024 | 1 + tests/qemu-iotests/025 | 1 + tests/qemu-iotests/026 | 1 + tests/qemu-iotests/027 | 1 + tests/qemu-iotests/028 | 1 + tests/qemu-iotests/029 | 1 + tests/qemu-iotests/030 | 13 +- tests/qemu-iotests/031 | 1 + tests/qemu-iotests/032 | 1 + tests/qemu-iotests/033 | 1 + tests/qemu-iotests/034 | 1 + tests/qemu-iotests/035 | 1 + tests/qemu-iotests/036 | 1 + tests/qemu-iotests/037 | 1 + tests/qemu-iotests/038 | 1 + tests/qemu-iotests/039 | 1 + tests/qemu-iotests/040 | 1 + tests/qemu-iotests/041 | 1 + tests/qemu-iotests/042 | 1 + tests/qemu-iotests/043 | 1 + tests/qemu-iotests/044 | 1 + tests/qemu-iotests/045 | 1 + tests/qemu-iotests/046 | 1 + tests/qemu-iotests/047 | 1 + tests/qemu-iotests/048 | 1 + tests/qemu-iotests/049 | 1 + tests/qemu-iotests/050 | 1 + tests/qemu-iotests/051 | 1 + tests/qemu-iotests/052 | 1 + tests/qemu-iotests/053 | 1 + tests/qemu-iotests/054 | 1 + tests/qemu-iotests/055 | 1 + tests/qemu-iotests/056 | 10 +- tests/qemu-iotests/057 | 1 + tests/qemu-iotests/058 | 1 + tests/qemu-iotests/059 | 1 + tests/qemu-iotests/060 | 1 + tests/qemu-iotests/061 | 1 + tests/qemu-iotests/062 | 1 + tests/qemu-iotests/063 | 1 + tests/qemu-iotests/064 | 1 + tests/qemu-iotests/065 | 1 + tests/qemu-iotests/066 | 1 + tests/qemu-iotests/068 | 1 + tests/qemu-iotests/069 | 1 + tests/qemu-iotests/070 | 1 + tests/qemu-iotests/071 | 1 + tests/qemu-iotests/072 | 1 + tests/qemu-iotests/073 | 1 + tests/qemu-iotests/074 | 1 + tests/qemu-iotests/075 | 1 + tests/qemu-iotests/076 | 1 + tests/qemu-iotests/077 | 1 + tests/qemu-iotests/078 | 1 + tests/qemu-iotests/079 | 1 + tests/qemu-iotests/080 | 1 + tests/qemu-iotests/081 | 1 + tests/qemu-iotests/082 | 1 + tests/qemu-iotests/083 | 1 + tests/qemu-iotests/084 | 1 + tests/qemu-iotests/085 | 1 + tests/qemu-iotests/086 | 1 + tests/qemu-iotests/087 | 1 + tests/qemu-iotests/088 | 1 + tests/qemu-iotests/089 | 1 + tests/qemu-iotests/090 | 1 + tests/qemu-iotests/091 | 1 + tests/qemu-iotests/092 | 1 + tests/qemu-iotests/093 | 1 + tests/qemu-iotests/094 | 1 + tests/qemu-iotests/095 | 1 + tests/qemu-iotests/096 | 1 + tests/qemu-iotests/097 | 1 + tests/qemu-iotests/098 | 1 + tests/qemu-iotests/099 | 1 + tests/qemu-iotests/101 | 1 + tests/qemu-iotests/102 | 1 + tests/qemu-iotests/103 | 1 + tests/qemu-iotests/104 | 1 + tests/qemu-iotests/105 | 1 + tests/qemu-iotests/106 | 1 + tests/qemu-iotests/107 | 1 + tests/qemu-iotests/108 | 1 + tests/qemu-iotests/109 | 1 + tests/qemu-iotests/109.out | 24 + tests/qemu-iotests/110 | 1 + tests/qemu-iotests/111 | 1 + tests/qemu-iotests/112 | 1 + tests/qemu-iotests/113 | 1 + tests/qemu-iotests/114 | 1 + tests/qemu-iotests/115 | 1 + tests/qemu-iotests/116 | 1 + tests/qemu-iotests/117 | 1 + tests/qemu-iotests/118 | 21 +- tests/qemu-iotests/118.out | 4 +- tests/qemu-iotests/119 | 1 + tests/qemu-iotests/120 | 1 + tests/qemu-iotests/121 | 1 + tests/qemu-iotests/122 | 1 + tests/qemu-iotests/123 | 1 + tests/qemu-iotests/124 | 9 +- tests/qemu-iotests/125 | 1 + tests/qemu-iotests/126 | 1 + tests/qemu-iotests/127 | 1 + tests/qemu-iotests/128 | 1 + tests/qemu-iotests/129 | 80 +- tests/qemu-iotests/130 | 1 + tests/qemu-iotests/131 | 1 + tests/qemu-iotests/132 | 1 + tests/qemu-iotests/133 | 1 + tests/qemu-iotests/134 | 1 + tests/qemu-iotests/135 | 1 + tests/qemu-iotests/136 | 1 + tests/qemu-iotests/137 | 1 + tests/qemu-iotests/138 | 1 + tests/qemu-iotests/139 | 1 + tests/qemu-iotests/140 | 1 + tests/qemu-iotests/141 | 1 + tests/qemu-iotests/141.out | 2 +- tests/qemu-iotests/143 | 1 + tests/qemu-iotests/144 | 1 + tests/qemu-iotests/145 | 1 + tests/qemu-iotests/146 | 1 + tests/qemu-iotests/146.out | 780 +++++++------- tests/qemu-iotests/147 | 1 + tests/qemu-iotests/148 | 1 + tests/qemu-iotests/149 | 1 + tests/qemu-iotests/150 | 1 + tests/qemu-iotests/151 | 1 + tests/qemu-iotests/152 | 1 + tests/qemu-iotests/153 | 1 + tests/qemu-iotests/154 | 1 + tests/qemu-iotests/155 | 1 + tests/qemu-iotests/156 | 1 + tests/qemu-iotests/157 | 1 + tests/qemu-iotests/158 | 1 + tests/qemu-iotests/159 | 1 + tests/qemu-iotests/160 | 1 + tests/qemu-iotests/161 | 1 + tests/qemu-iotests/162 | 1 + tests/qemu-iotests/163 | 1 + tests/qemu-iotests/165 | 1 + tests/qemu-iotests/170 | 1 + tests/qemu-iotests/171 | 1 + tests/qemu-iotests/172 | 1 + tests/qemu-iotests/173 | 1 + tests/qemu-iotests/174 | 1 + tests/qemu-iotests/175 | 1 + tests/qemu-iotests/175.out | 2 +- tests/qemu-iotests/176 | 1 + tests/qemu-iotests/177 | 1 + tests/qemu-iotests/178 | 3 +- tests/qemu-iotests/178.out.qcow2 | 2 +- tests/qemu-iotests/178.out.raw | 2 +- tests/qemu-iotests/179 | 1 + tests/qemu-iotests/181 | 1 + tests/qemu-iotests/182 | 1 + tests/qemu-iotests/183 | 1 + tests/qemu-iotests/184 | 1 + tests/qemu-iotests/185 | 4 +- tests/qemu-iotests/185.out | 3 +- tests/qemu-iotests/186 | 1 + tests/qemu-iotests/187 | 1 + tests/qemu-iotests/188 | 1 + tests/qemu-iotests/189 | 1 + tests/qemu-iotests/190 | 1 + tests/qemu-iotests/191 | 1 + tests/qemu-iotests/192 | 1 + tests/qemu-iotests/194 | 1 + tests/qemu-iotests/195 | 1 + tests/qemu-iotests/196 | 1 + tests/qemu-iotests/197 | 1 + tests/qemu-iotests/198 | 1 + tests/qemu-iotests/200 | 1 + tests/qemu-iotests/201 | 1 + tests/qemu-iotests/202 | 1 + tests/qemu-iotests/203 | 1 + tests/qemu-iotests/204 | 1 + tests/qemu-iotests/205 | 1 + tests/qemu-iotests/206 | 1 + tests/qemu-iotests/207 | 1 + tests/qemu-iotests/208 | 1 + tests/qemu-iotests/209 | 1 + tests/qemu-iotests/210 | 1 + tests/qemu-iotests/211 | 1 + tests/qemu-iotests/212 | 1 + tests/qemu-iotests/213 | 1 + tests/qemu-iotests/214 | 1 + tests/qemu-iotests/215 | 1 + tests/qemu-iotests/216 | 1 + tests/qemu-iotests/217 | 1 + tests/qemu-iotests/218 | 1 + tests/qemu-iotests/219 | 14 +- tests/qemu-iotests/220 | 1 + tests/qemu-iotests/221 | 1 + tests/qemu-iotests/222 | 1 + tests/qemu-iotests/223 | 1 + tests/qemu-iotests/224 | 1 + tests/qemu-iotests/225 | 1 + tests/qemu-iotests/226 | 1 + tests/qemu-iotests/227 | 1 + tests/qemu-iotests/228 | 1 + tests/qemu-iotests/229 | 1 + tests/qemu-iotests/231 | 1 + tests/qemu-iotests/232 | 1 + tests/qemu-iotests/233 | 5 +- tests/qemu-iotests/234 | 1 + tests/qemu-iotests/235 | 1 + tests/qemu-iotests/236 | 1 + tests/qemu-iotests/237 | 1 + tests/qemu-iotests/238 | 1 + tests/qemu-iotests/239 | 1 + tests/qemu-iotests/240 | 1 + tests/qemu-iotests/241 | 1 + tests/qemu-iotests/242 | 1 + tests/qemu-iotests/243 | 1 + tests/qemu-iotests/244 | 1 + tests/qemu-iotests/245 | 21 +- tests/qemu-iotests/246 | 1 + tests/qemu-iotests/247 | 1 + tests/qemu-iotests/248 | 1 + tests/qemu-iotests/249 | 1 + tests/qemu-iotests/250 | 1 + tests/qemu-iotests/251 | 1 + tests/qemu-iotests/252 | 1 + tests/qemu-iotests/253 | 1 + tests/qemu-iotests/254 | 1 + tests/qemu-iotests/255 | 1 + tests/qemu-iotests/256 | 1 + tests/qemu-iotests/257 | 2 + tests/qemu-iotests/257.out | 306 +++--- tests/qemu-iotests/258 | 1 + tests/qemu-iotests/259 | 1 + tests/qemu-iotests/260 | 1 + tests/qemu-iotests/261 | 1 + tests/qemu-iotests/262 | 1 + tests/qemu-iotests/263 | 1 + tests/qemu-iotests/264 | 12 +- tests/qemu-iotests/265 | 1 + tests/qemu-iotests/266 | 1 + tests/qemu-iotests/267 | 1 + tests/qemu-iotests/268 | 1 + tests/qemu-iotests/270 | 1 + tests/qemu-iotests/271 | 1 + tests/qemu-iotests/271.out | 12 +- tests/qemu-iotests/272 | 1 + tests/qemu-iotests/273 | 1 + tests/qemu-iotests/274 | 1 + tests/qemu-iotests/277 | 3 +- tests/qemu-iotests/279 | 1 + tests/qemu-iotests/280 | 1 + tests/qemu-iotests/281 | 1 + tests/qemu-iotests/282 | 1 + tests/qemu-iotests/283 | 1 + tests/qemu-iotests/284 | 1 + tests/qemu-iotests/286 | 1 + tests/qemu-iotests/287 | 1 + tests/qemu-iotests/287.out | 10 +- tests/qemu-iotests/288 | 1 + tests/qemu-iotests/289 | 1 + tests/qemu-iotests/290 | 1 + tests/qemu-iotests/291 | 1 + tests/qemu-iotests/292 | 1 + tests/qemu-iotests/293 | 1 + tests/qemu-iotests/294 | 2 + tests/qemu-iotests/295 | 1 + tests/qemu-iotests/296 | 1 + tests/qemu-iotests/297 | 113 +- tests/qemu-iotests/297.out | 5 +- tests/qemu-iotests/298 | 0 tests/qemu-iotests/299 | 1 + tests/qemu-iotests/300 | 20 +- tests/qemu-iotests/301 | 1 + tests/qemu-iotests/302 | 1 + tests/qemu-iotests/303 | 3 +- tests/qemu-iotests/304 | 1 + tests/qemu-iotests/305 | 1 + tests/qemu-iotests/307 | 1 + tests/qemu-iotests/308 | 1 + tests/qemu-iotests/309 | 1 + tests/qemu-iotests/310 | 117 +++ tests/qemu-iotests/{216.out => 310.out} | 0 tests/qemu-iotests/312 | 1 + tests/qemu-iotests/313 | 104 ++ tests/qemu-iotests/313.out | 29 + tests/qemu-iotests/check | 1095 +++----------------- tests/qemu-iotests/common.env.in | 3 - tests/qemu-iotests/common.rc | 7 +- tests/qemu-iotests/findtests.py | 159 +++ tests/qemu-iotests/group | 321 ------ tests/qemu-iotests/iotests.py | 59 +- tests/qemu-iotests/meson.build | 3 - tests/qemu-iotests/testenv.py | 281 +++++ tests/qemu-iotests/testrunner.py | 367 +++++++ .../{199 => tests/migrate-bitmaps-postcopy-test} | 1 + .../migrate-bitmaps-postcopy-test.out} | 0 .../{169 => tests/migrate-bitmaps-test} | 1 + .../{169.out => tests/migrate-bitmaps-test.out} | 0 tests/qtest/arm-cpu-features.c | 13 + tests/qtest/bios-tables-test.c | 4 - tests/qtest/cmsdk-apb-dualtimer-test.c | 130 +++ tests/qtest/cmsdk-apb-timer-test.c | 75 ++ tests/qtest/cmsdk-apb-watchdog-test.c | 131 +++ tests/qtest/libqos/malloc-pc.c | 4 +- tests/qtest/libqos/malloc-spapr.c | 4 +- tests/qtest/libqtest.c | 50 +- tests/qtest/m25p80-test.c | 54 +- tests/qtest/meson.build | 6 +- tests/qtest/npcm7xx_adc-test.c | 1 + tests/qtest/npcm7xx_pwm-test.c | 9 +- tests/qtest/pvpanic-pci-test.c | 98 ++ tests/qtest/tpm-util.c | 2 +- tests/qtest/virtio-scsi-test.c | 39 + tests/qtest/xlnx-can-test.c | 30 +- tests/tcg/aarch64/Makefile.softmmu-target | 1 + tests/tcg/aarch64/gdbstub/test-sve-ioctl.py | 11 + tests/tcg/aarch64/system/boot.S | 1 + tests/tcg/i386/Makefile.softmmu-target | 1 + tests/tcg/i386/system/boot.S | 2 +- tests/tcg/multiarch/Makefile.target | 13 +- tests/tcg/multiarch/gdbstub/memory.py | 130 +++ .../tcg/multiarch/gdbstub/test-qxfer-auxv-read.py | 57 + tests/tcg/multiarch/system/Makefile.softmmu-target | 19 +- tests/tcg/multiarch/system/memory.c | 6 +- tests/tcg/s390x/exrl-trt.c | 8 +- tests/tcg/s390x/exrl-trtr.c | 8 +- tests/tcg/x86_64/Makefile.softmmu-target | 1 + tests/tcg/x86_64/system/boot.S | 2 +- tests/test-authz-pam.c | 10 +- tests/test-qemu-opts.c | 2 +- tests/test-qobject-output-visitor.c | 84 +- tests/test-string-output-visitor.c | 6 +- tests/test-xbzrle.c | 70 +- ui/keycodemapdb | 2 +- ui/meson.build | 3 +- ui/spice-core.c | 31 +- ui/vnc-stubs.c | 7 +- ui/vnc.c | 22 +- util/cacheflush.c | 8 +- util/coroutine-sigaltstack.c | 9 + util/crc-ccitt.c | 127 +++ util/meson.build | 1 + util/qemu-option.c | 86 +- util/qemu-timer-common.c | 4 + 767 files changed, 11131 insertions(+), 6918 deletions(-) create mode 100644 accel/hvf/entitlements.plist create mode 100644 accel/tcg/internal.h create mode 100644 block/copy-on-read.h delete mode 100644 docs/devel/conf.py delete mode 100644 docs/index.html.in delete mode 100644 docs/interop/conf.py delete mode 100644 docs/specs/conf.py delete mode 100644 docs/system/conf.py delete mode 100644 docs/tools/conf.py delete mode 100644 docs/user/conf.py delete mode 100644 gdb-xml/riscv-32bit-csr.xml delete mode 100644 gdb-xml/riscv-64bit-csr.xml create mode 100644 hw/gpio/gpio_pwr.c create mode 100644 hw/misc/pvpanic-isa.c create mode 100644 hw/misc/pvpanic-pci.c rename target/arm/arm-semi.c => hw/semihosting/arm-compat-semi.c (66%) create mode 100644 hw/semihosting/common-semi.h create mode 100644 hw/usb/pcap.c create mode 100644 include/qemu/crc-ccitt.h create mode 100644 include/standard-headers/linux/const.h rename linux-user/{arm => }/semihost.c (89%) create mode 100755 scripts/entitlement.sh create mode 100755 scripts/simplebench/bench-backup.py create mode 100644 stubs/yank.c create mode 100644 tests/docker/dockerfiles/alpine.docker mode change 100644 => 100755 tests/qemu-iotests/283 mode change 100644 => 100755 tests/qemu-iotests/298 mode change 100644 => 100755 tests/qemu-iotests/299 create mode 100755 tests/qemu-iotests/310 copy tests/qemu-iotests/{216.out => 310.out} (100%) create mode 100755 tests/qemu-iotests/313 create mode 100644 tests/qemu-iotests/313.out delete mode 100644 tests/qemu-iotests/common.env.in create mode 100644 tests/qemu-iotests/findtests.py delete mode 100644 tests/qemu-iotests/group create mode 100644 tests/qemu-iotests/testenv.py create mode 100644 tests/qemu-iotests/testrunner.py rename tests/qemu-iotests/{199 => tests/migrate-bitmaps-postcopy-test} (99%) rename tests/qemu-iotests/{199.out => tests/migrate-bitmaps-postcopy-test.out} (100%) rename tests/qemu-iotests/{169 => tests/migrate-bitmaps-test} (99%) rename tests/qemu-iotests/{169.out => tests/migrate-bitmaps-test.out} (100%) create mode 100644 tests/qtest/cmsdk-apb-dualtimer-test.c create mode 100644 tests/qtest/cmsdk-apb-timer-test.c create mode 100644 tests/qtest/cmsdk-apb-watchdog-test.c create mode 100644 tests/qtest/pvpanic-pci-test.c create mode 100644 tests/tcg/multiarch/gdbstub/memory.py create mode 100644 tests/tcg/multiarch/gdbstub/test-qxfer-auxv-read.py create mode 100644 util/crc-ccitt.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (c029fcb5680 -> 2b5af103482)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/gcc. from c029fcb5680 Reset force_source_line in final.c adds f1ad419ebfd rs6000, vector integer multiply/divide/modulo instructions adds 2f7f0d32e74 Daily bump. adds 2c356f221bb libstdc++-v3: Add -fcf-protection=none to -march=i486 adds b673e7547fb cd_dce: Return TODO_update_address_taken from last cd_dce [ [...] adds e2559c3945a match.pd: Optimize ((cst << x) & 1) [PR96669] adds 7e02426ba0c nios2: Remove custom instruction warnings adds 42f4e239924 nios2: Add -mcustom-fpu-cfg=fph2 adds 5e5d56919dd RTEMS: Add -mcustom-fpu-cfg=fph2 multilib adds a6d22fb21c6 openmp: Add support for the OpenMP 5.0 task detach clause adds a2960a04d51 testsuite: Fix up a testcase to find the right ISO_Fortran_ [...] adds 59cf67d1cf7 Daily bump. adds 3804e937b0e Default to DWARF5 adds 0f4c8f517b7 ipa: Adjust cgraph verifier to materialization on demand (P [...] adds 192105b6a2a Avoid assuming SSA_NAME_IDENTIFIER is nonnull. adds 56b5d13e278 aix: default to DWARF 4. adds b654d23a470 testsuite: Skip DWARF 5 testcases on AIX. adds 4c9bcd5c81a Daily bump. adds 4905f404018 Fix ChangeLog entries. adds 994fb69ac1b testsuite: powerpc fold-vec and sse updates. adds d3b41bde961 libgomp: Don't access gomp_sem_t as int using atomics uncon [...] adds 0f951b3dd34 RTEMS: Fix libgomp build adds 2e43880dbd4 libstd++: : Add workaround for as Error: file number less t [...] adds a81d2f1e414 libstdc++: Fix narrow char test to use stringbuf not wstringbuf adds 104304cd246 testsuite/97299 - fix test condition of gcc.dg/vect/slp-reduc-3.c adds acdc49fabf0 [arm,testsuite]: Fix options for vceqz_p64.c and vceqzq_p64.c adds b8c3f5196e1 libgomp: enable linux-futex on riscv64 adds e393f03b1a7 testsuite/97494 - adjust gcc.dg/vect/slp-11b.c adds ec153f96f89 libstdc++: Only test writing to wostream if supported [PR 98725] adds c7e276b869b analyzer: use "malloc" attribute adds 66cbe54960c Avoid no-stack-protector-attr fails on hppa*-*-*. adds 76c1dd15e4a Skip asm goto tests on hppa*-*-*. adds f56e14101b9 aix: document dwarf 4 default (and TPF default) adds 9675ccd64ef widening_mul: Fix up signed multiplication overflow check h [...] adds 32b6e917ac4 c++: Add CTAD + pack expansion testcase adds a89c5d3539c [PR97847] IRA: Skip abnormal critical edge splitting adds 325e70b47c6 libbacktrace: use correct directory/filename for DWARF 5 adds bfde774667f libbacktrace: don't fail tests if dwz fails adds 9a3ab93ceb2 [committed] Minor fix to pr41445-7 testcase adds ef1f8ee67d4 Daily bump. adds c907e439413 compiler: read embedcfg files, parse go:embed directives adds 9ee33d7c33f RISC-V: The 'multilib-generator' enhancement. adds 665e80ca5ec Fix PR ada/98740 adds 9b8741c98f2 ipa-sra: Do not remove return values needed because of non-call EH adds 049bfd186fa OpenMP/Fortran: Fixes for {use,is}_device_ptr adds 7d6f7e92c3b ipa/97673 - fix input_location leak adds 4b690f161b8 sparc,rtems: add __FIX_LEON3FT_TN0018 for affected targets adds f27cd6f4226 middle-end/98638 - avoid SSA reference to stmts after SSA d [...] adds 66dd412feea ipa/98330 - avoid ICEing on call indirect call adds 8227106f566 [committed] Fix dwarf-float.c test in testsuite adds 763b865a17d aarch64: Remove testing of saturation cumulative QC bit adds 04b472ad0e1 aarch64: Relax flags of saturation builtins adds 04cdb132020 [PATCH, rs6000] Update pr88233.c test (pr91799) adds 6a2a38620cf alias: Fix offset checks involving section anchors [PR92294] adds 6e6f3ed47e5 c++: Fix null this pointer [PR 98624] adds 7266ff2a243 c++: Remove unused fn adds c37f1d4081f c++: ICE when late parsing noexcept/NSDMI [PR98333] adds 29853c65324 c++: Always check access during late-parsing of members [PR58993] adds 9693e255ee2 PR middle-end/98664 - inconsistent -Wfree-nonheap-object fo [...] adds d89b00c095e c++: ICE with USING_DECL redeclaration [PR98687] adds eed40bca6f2 compiler: initialize variables with go:embed directives adds 2b27f37f90c c++: Crash when deducing template arguments [PR98659] adds a311dfaf92c Update gcc de.po. adds 6bc6094fa3f testsuite: aix testsuite adjustments adds f35a4f96373 Daily bump. adds b83604c75fe dwarf2out: reset generation count in toplev::finalize [PR98751] adds c05cdfb3f63 OpenMP/Fortran: Fix gfortran.dg/gomp/is_device_ptr-2.f90 adds 7ab1abf3b82 openmp: Don't ICE on detach clause with erroneous decl [PR98742] adds 34599780d0d tree-optimization/98758 - fix integer arithmetic in data-re [...] adds 4d2ecd960a0 builtins: Fix up two bugs in access_ref::inform_access [PR98721] adds a95538b6c5a Fix gfortran.dg/gomp/task-detach-1.f90 for non 64bit pointers adds ea74a3f548e vect: Fix VLA SLP invariant optimisation [PR98535] adds 79e1251b642 c++: Defer access checking when processing bases [PR82613] adds cafcfcb5840 c++: Fix tsubsting CLASS_PLACEHOLDER_TEMPLATE [PR95434] adds 49e8c14ef6f Optimize combination of comparisons to dec+compare adds 261cdd23195 Handle overflow in dependence analysis lambda ops gracefully adds 4334b524274 [PR98722] LRA: Check that target has no 3-op add insn to tr [...] adds 27c792895bd debug: Fix up DWARF 5 -g -flto -ffat-lto-objects [PR98765] adds f8c67777661 rs6000: Fix rs6000_emit_le_vsx_store (PR98549) adds e140f5fd3e2 aarch64: Split vec_selects of bottom elements into simple move adds 911f797a9be c++: Avoid UB in signed shift [PR 98625] adds 0bb27b81a76 libgomp: Fix up GOMP_task on s390x adds 842afc4e289 Re: trapv question adds fb39c4fe445 aix: make ctype_inline.h thread-safe and avoid _OBJ_DATA ch [...] adds b93d0e36c0a Daily bump. adds e711b67a908 Fix incorrect optimization by cprop_hardreg. adds fa9d1ad2ff6 testsuite/98224 - un-XFAIL Walloca-2.c on ilp32 adds 8afef308b49 testsuite/98241 - remove ilp32 XFAIL of gcc.dg/pr78973.c adds f46a40112ca testsuite/97299 - more gcc.dg/vect/slp-reduc-3.c massaging adds eaf883710c0 Fortran: This patch fixes comments 23 and 24 of PR96320. adds a1a967ce1ff libstdc++: Regenerate Makefile.in adds 3c1cf7350bf c++: Stat-hack for members [PR 98530] adds 9be0a89c95c gcc/fortran/intrinsic.texi: Fix typo adds 0568f801eff arm: [testuiste] Fix ivopts.c target test [PR96372] adds e154009f35a Fix typo in arm_mve.h __arm_vcmpneq_s8 return type adds 279d3a89b79 d: Enable private member access for __traits adds 43705f3fa34 aarch64: Use canonical RTL for sqdmlal patterns adds 0fb7aa205af c++: Fix up potential_constant_expression_1 FOR/WHILE_STMT [...] adds 7944753fad5 c++: Fix null this pointer [PR 98624] adds f645da0e4ab c++: Fix excessive instantiation inside decltype [PR71879] adds efb6bc55a93 fwprop: Allow (subreg (mem)) simplifications adds 68ba1039c7d [PR98777] LRA: Use preliminary created pseudo for in LRA el [...] adds 9929d04ee24 testsuite: Adjust cpp2a/lambda-uneval regrex adds 7559d465fda Daily bump. adds 070a1fb5f52 MAINTAINERS: Update my e-mail address adds bca467e56fe c++: ICE with delayed noexcept and attribute used [PR97966] adds ee78c20e74d Lower AVX512 vector comparison to AVX version when dest is vector. adds 4e3beaca15c arm: Fix ICE with incompatible values for -mfp16-format [PR98636]. adds fd61ca67f97 tree-optimization/98786 - fix issue with phiopt and abnormals adds e287a2a11d7 on ARRAY_REFs sign-extend offsets only from sizetype's prec [...] adds 36fe1cdc953 match.pd: Replace incorrect simplifications into copysign [ [...] adds 8bad25eb56b middle-end/98773 - always sign extend CHREC_RIGHT adds 4804de453e7 driver: do not check file existence here [PR 98452] adds b46027c6544 Drop time profile for multi-threaded training run. adds b2922559758 rs6000: Support variable insert and Expand vec_insert in ex [...] adds e3a8ef8ef2a rs6000: Enable vec_insert for P8 with rs6000_expand_vector_ [...] adds 4be156d6bef middle-end/98793 - properly handle BLKmode vectors in vecto [...] adds eee8ed2f22b testsuite: Uniquify test names [PR 98795] adds 9d33785f57d tree-ssa-mathopts: Use proper poly_int64 comparison with pa [...] adds d7e681fc3af Testcase for old PR 47059 adds bf8ee9e4eed Fortran: Fix for class functions as associated target [PR98565]. adds 25fc4d01a8e c++: ICE when mangling operator name [PR98545] adds a9ed18295bf c++: Fix up ubsan false positives on references [PR95693] adds 90cbc769006 c++: Fix base copy elision thinko [PR98744] adds 32a93eac7ad MAINTAINERS: Add myself for write after approval adds b485fa167ef dwarf2out: Always emit required 0 entries for DWARF 5 in *. [...] adds d08677c11dc testsuite: Fix sse2-andnpd-1.c and sse-andnps-1.c testscase [...] adds b30e19b517f testsuite: Fix a typo - UINON_TYPE to UNION_TYPE - in gcc.t [...] adds 70ab52b8caf testsuite: Fix a typo - UINON_TYPE to UNION_TYPE - in gcc.t [...] adds 9cead790738 doc: ensure GCC_EXTRA_DIAGNOSTIC_OUTPUT gets an HTML anchor adds ab8cde87cac testsuite: Enable spbp.C on AIX. adds 89100826ace c++: ICE with noexcept in class in member function [PR96623] adds 16b7b8a32d4 aarch64: Use RTL builtins for integer mla intrinsics adds 8502e23d1f2 Daily bump. adds eb9883c1312 testsuite: fix gcc.target/powerpc ilp32 failures adds a8cef3cba69 c++: 'this' injection and static member functions [PR97399] adds c63f091db89 rs6000: Fix up __m64 typedef in mmintrin.h [PR97301] adds 7e0f147a29f c++: private inheritance access diagnostics fix [PR17314] adds 81f928ec8e8 libphobos: Fix executables segfault on mipsel architecture adds 6b1633378b7 Daily bump. adds 02551aa9996 Daily bump. adds 389b67feac7 Arm: Add NEON and MVE complex mul, mla and mls patterns. adds b7a0507ad9f fold: Fix up strn{case,}cmp folding [PR98771] adds 28229916e1b RTEMS: Fix GCC specification adds c6b0e33febb Fortran: Fix deferred character lengths in array constructo [...] adds 5d01fc7c116 Fix internal error on extension with interface at -O2 adds 0433fc2d7d4 RTEMS: Fix default linker script adds defc40db9e0 middle-end/98807 - more vector_element_bits fixes adds 5089df534b8 Restore profile reproducibility. adds e05a117dc4b Enable -fprofile-reproducible=parallel-runs for profiledbootstrap. adds fe5cb7f94d4 configure: Add workaround for buggy binutils 2.35 [PR98811] adds 10c83fb7131 gcc/fortran/intrinsic.texi: Fix typos adds 94ff4c9dd98 c++: [[no_unique_address]] in empty base [PR98463] adds d9ad3b422f0 Fix wrong format for fprintf. adds 0194e2f02d7 libgomp: Add documentation for omp_fulfill_event runtime function adds a43e0dfb63f Add test case for PR 96843. adds 7d54cccad33 Commit test case for PR 96386. adds d6f1cf644c4 PR c++/98646 - spurious -Wnonnull calling a member on the r [...] adds a61efd46937 PR fortran/70070 - ICE on initializing character data beyon [...] adds 161e4c08624 Daily bump. adds 667c8e33270 skip asan-poisoning of discarded vars adds 7423731691e dwarf2asm: Fix up -gdwarf-64 for 32-bit targets adds eb77a934eec testsuite: Fix up pr98807.c on i686-linux [PR98807] adds 5a36cae275a d: Merge upstream dmd 609c3ce2d, phobos 3dd5df686 adds d9f50366102 amdgcn: Allow V64DFmode min/max reductions adds b3cc0c9a6ac testsuite/g++.dg/modules/modules.exp: Janitorial fixes adds 80198c701a7 Commit test case for PR 67539. adds d40b21eebc9 libgcov: improve profile reproducibility adds 2e81b16c243 liblsan: build missing lsan_posix.cpp file adds 4b59dbb5d67 middle-end/98726 - fix VECTOR_CST element access adds 5bbc80d0e40 Fix dumping of VEC_WIDEN_{PLUS,MINUS}_{LO,HI}_EXPR adds 17ad8cdebe6 aarch64: Tighten up checks for ubfix [PR98681] adds 6e44c09b2df dwarf2asm: Fix bootstrap on powerpc*-*-* [PR98839] adds 9c41bcc59c2 Fix PR ada/98228 adds e80f1f6b7a3 testsuite: Fix TBAA in sse*and*p[sd]*.c tests adds a4dfd0f089a c++: constexpr and empty fields [PR97566] adds 96253f069ea c++: Invisible refs are not restrict [PR97474] adds 78739c2df78 c++: Add support for -std=c++23 adds e62bb7f0834 Daily bump. adds efc9ccbfd0c varpool: Restore GENERIC TREE_READONLY automatic var optimi [...] adds da5c25f3710 Rename PROP_trees to PROP_gimple adds 003f0414291 Fortran: Fix ICE due to elemental procedure pointers [PR98472]. adds 6cf43433750 testsuite: Fix TBAA in {sse,avx}*and*p[sd]*.c tests adds 530b1d68876 Fix ICE for [PR target/98833]. adds 686b1cdfdc4 libgcc, i386: Add .note.GNU-stack sections to the ms sse/av [...] adds 4225af228b5 Fortran: Fix ICE due to elemental procedure pointers [PR93924/5]. adds f004d6d9fab libstdc++: Add string contains member functions for C++2b adds 9d66505a5df aarch64: Use RTL builtins for integer mla_n intrinsics adds a199da782fc libstdc++: Optimize std::string_view::find [PR 66414] adds d2201ac0df4 aarch64: Use RTL builtins for integer mls intrinsics adds 3fd10728cb1 aarch64: Use RTL builtins for integer mls_n intrinsics adds c91db798ec6 tree-optimization/98854 - avoid some PHI BB vectorization adds 2bcceb6fc59 libstdc++: Add std::experimental::simd from the Parallelism TS 2 adds 02e32295b28 libstdc++: Add simd testsuite adds c31a633e13f libstdc++: Use printf to print control characters adds d53a4f9b681 aarch64: Use RTL builtins for [su]mlal intrinsics adds 3670dbe4905 libstdc++: Regenerate libstdc++ HTML docs adds 7a279bed24e Combine patterns for p10 load-cmpi fusion adds 55163419211 aarch64: Fix up *aarch64_bfxilsi_uxtw [PR98853] adds 9cd7c32549f c++: Dependent using enum [PR97874] adds 081c96621da [PR97684] IRA: Recalculate pseudo classes if we added new p [...] adds 1cdca4261e8 Fix strides for C descriptors with stride > 2. adds aa69f0a8203 Daily bump. adds f76d0d86454 RISC-V: Fix -march option parsing when extension exists. adds fbe37371cf3 rs6000: Fix vec insert ilp32 ICE and test failures [PR98799] adds a523add327c rtl-optimization/80960 - avoid creating garbage RTL in DSE adds c392d040f6c c++: Some C++20 and C++23 option help fixes adds 33a7a93218b PR fortran/86470 - ICE with OpenMP, class(*) allocatable adds f7a6d314e7f Fix LTO bootstrap on Windows adds fdb904a1822 aarch64: Reimplement vshrn_n* intrinsics using builtins adds d61ca09ec93 aarch64: Reimplement vshrn_high_n* intrinsics using builtins adds af66f4f1b06 c++: header unit template alias merging [PR 98770] adds 87301e3956d aarch64: Use RTL builtins for [su]mlal_n intrinsics adds ff119f340e4 aarch64: Fix gcc.target/aarch64/narrow_high-intrinsics.c testism adds 8a8e515c2bf aarch64: Use RTL builtins for [su]mlsl_n intrinsics adds 6bb207b468d c++: Fix up handling of register ... asm ("...") vars in te [...] adds e11e5d3889f Map long double built-ins correctly with IEEE 128-bit long double. adds e28bd09498b testsuite: Fix up a testcase to find the right ISO_Fort [...] adds 31a0ab9213f arm: Adjust cost of vector of constant zero adds a054608c9c4 libstdc++: Fix copyright dates for simd headers and tests adds 513ee7d2cd9 tree: Don't reuse types if TYPE_USER_ALIGN differ [PR94775] new 850a8ec54c4 c++: Fix -Weffc++ in templates [PR98841] new e6bce7fe17b gccgo driver: always act as though -g is passed new 85d04a2ecb7 Daily bump. new f8f5388c9e9 c++: Fix infinite looping with invalid operator [PR96137] new 280a59d9211 testsuite: Run vec_insert case on P8 and P9 with option specified new 9c445c07cda expand: Fix up find_bb_boundaries [PR98331] new e7429bc9d60 arm: Fix up -mcpu=iwmmxt ICEs [PR98849] new a8c455bafde rtl-optimization/98144 - tame REE memory usage new f4e426f7bd7 tree-optimization/97627 - Avoid computing niters for fake edges new cb52e59e338 rtl-optimization/98863 - fix PRE/CPROP memory usage check new 0833e3e1ff1 change unit of --param max-gcse-memory to kB new e053f96a9f5 aarch64: Use RTL builtins for [su]mlsl_lane[q] intrinsics new cb995de62aa aarch64: Reimplement vaddlv* intrinsics using builtins new d5e0d1f1d2c aarch64: Reimplement vabal* intrinsics using builtins new 9f499a86b29 aarch64: Re-implement vabal_high* intrinsics using builtins new 9b588cfb428 aarch64: Reimplement vabdl_high* intrinsics using builtins new ee4c4fe289e aarch64: Use RTL builtins for [su]mull_n intrinsics new a7f52181a6a rtl-optimization/98863 - tame i386 specific RPAD pass new 2dd1f944547 tree-optimization/98866 - Compile time hog in VRP new 83bdc9f7034 c++: Fix unordered entity array [PR 98843] new 91a95ad2ae0 [PATCH, rs6000] improve vec_ctf invalid parameter handling. new 726b7aa004d libgo: update to Go1.16rc1 new 7f9f83ef300 [PR97701] LRA: Don't narrow class only for REG or MEM. new eb06fdd424b analyzer: consolidate conditionals in paths new 0202fa3d635 [PR97701] Modify test for trunk new fa00e35c178 [PATCH, rs6000] Fix typo in gcc.target/pr91903.c dg-require stanza new d761172d9b2 PR testsuite/98870: Fix IEEE 128-bit fortran test new 4d31df40899 internal/cpu: correctly link to getsystemcfg new 2900f2f2c5f Daily bump. new 25f303e9a27 testsuite: Fix up gomp/simd-{2,3}.c tests [PR98243] new accc5ba53e0 i386, df: Fix up gcc.c-torture/compile/20051216-1.c -O1 -ma [...] new 92dd3e71f95 libphobos: Synchronize libdruntime bindings with upstream druntime new 2e7750cb518 aix: Permit use of AIX Vector extended ABI mode new 349b909bb35 aix: add periods to option explanation. new 1242eb75b3d Fusion patterns for logical-logical new 245ccc8e6b1 testsuite: Update pr79251 ilp32 store counts. new 5dfbad4f7c4 Daily bump. new 98342bdd2b7 testsuite, Darwin : Skip ELF-specific tests. new 2b5af103482 Add missing definition of SIZE_MAX The 39 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 14 + MAINTAINERS | 3 +- Makefile.in | 2 +- contrib/ChangeLog | 5 + contrib/compare-lto | 21 +- gcc/ChangeLog | 1209 ++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 20 + gcc/ada/gcc-interface/trans.c | 35 +- gcc/ada/gcc-interface/utils.c | 14 +- gcc/alias.c | 47 +- gcc/analyzer/ChangeLog | 117 + gcc/analyzer/analyzer.h | 1 + gcc/analyzer/checker-path.cc | 26 + gcc/analyzer/checker-path.h | 55 + gcc/analyzer/diagnostic-manager.cc | 161 +- gcc/analyzer/diagnostic-manager.h | 1 + gcc/analyzer/region-model-impl-calls.cc | 9 + gcc/analyzer/region-model.cc | 9 + gcc/analyzer/region-model.h | 1 + gcc/analyzer/sm-malloc.cc | 767 +- gcc/attribs.h | 2 + gcc/builtin-types.def | 8 +- gcc/builtins.c | 35 +- gcc/c-family/ChangeLog | 43 + gcc/c-family/c-common.c | 2 +- gcc/c-family/c-common.h | 4 +- gcc/c-family/c-opts.c | 29 +- gcc/c-family/c-pragma.h | 3 +- gcc/c-family/c-pretty-print.c | 27 +- gcc/c-family/c.opt | 26 +- gcc/c/ChangeLog | 15 + gcc/c/c-parser.c | 57 +- gcc/c/c-typeck.c | 58 +- gcc/cfgbuild.c | 1 + gcc/cfgexpand.c | 2 +- gcc/cgraph.c | 4 +- gcc/common.opt | 4 +- gcc/common/config/riscv/riscv-common.c | 4 +- gcc/config/aarch64/aarch64-simd-builtins.def | 178 +- gcc/config/aarch64/aarch64-simd.md | 445 +- gcc/config/aarch64/aarch64.c | 9 +- gcc/config/aarch64/aarch64.md | 6 +- gcc/config/aarch64/arm_neon.h | 1044 +- gcc/config/aarch64/iterators.md | 30 + gcc/config/arm/arm.c | 20 +- gcc/config/arm/arm_mve.h | 2 +- gcc/config/arm/iterators.md | 40 + gcc/config/arm/mve.md | 13 +- gcc/config/arm/neon.md | 19 + gcc/config/arm/unspecs.md | 3 + gcc/config/arm/vec-common.md | 65 +- gcc/config/gcn/gcn.c | 3 +- gcc/config/i386/i386-expand.c | 14 +- gcc/config/i386/i386-features.c | 18 +- gcc/config/i386/predicates.md | 47 + gcc/config/i386/sse.md | 265 +- gcc/config/nios2/nios2.c | 51 +- gcc/config/nios2/t-rtems | 146 +- gcc/config/riscv/arch-canonicalize | 14 +- gcc/config/riscv/multilib-generator | 12 +- gcc/config/rs6000/aix71.h | 3 + gcc/config/rs6000/aix72.h | 3 + gcc/config/rs6000/altivec.h | 4 + gcc/config/rs6000/altivec.md | 2 - gcc/config/rs6000/fusion.md | 2533 ++++ gcc/config/rs6000/genfusion.pl | 241 + gcc/config/rs6000/mmintrin.h | 3 +- gcc/config/rs6000/predicates.md | 14 + gcc/config/rs6000/rs6000-builtin.def | 21 + gcc/config/rs6000/rs6000-c.c | 46 +- gcc/config/rs6000/rs6000-call.c | 57 +- gcc/config/rs6000/rs6000-cpus.def | 8 +- gcc/config/rs6000/rs6000-protos.h | 2 + gcc/config/rs6000/rs6000.c | 365 +- gcc/config/rs6000/rs6000.h | 1 + gcc/config/rs6000/rs6000.md | 6 +- gcc/config/rs6000/rs6000.opt | 23 + gcc/config/rs6000/t-rs6000 | 6 +- gcc/config/rs6000/vsx.md | 211 +- gcc/config/rtems.h | 8 +- gcc/config/sparc/rtemself.h | 2 + gcc/configure | 6 +- gcc/configure.ac | 8 +- gcc/cp/ChangeLog | 292 + gcc/cp/call.c | 46 +- gcc/cp/class.c | 31 +- gcc/cp/constexpr.c | 114 +- gcc/cp/cp-tree.h | 7 +- gcc/cp/cvt.c | 9 +- gcc/cp/decl.c | 6 + gcc/cp/init.c | 7 +- gcc/cp/mangle.c | 13 +- gcc/cp/module.cc | 165 +- gcc/cp/name-lookup.c | 258 +- gcc/cp/name-lookup.h | 2 +- gcc/cp/parser.c | 149 +- gcc/cp/pt.c | 94 +- gcc/cp/search.c | 63 +- gcc/cp/semantics.c | 106 +- gcc/cp/typeck.c | 13 +- gcc/cp/typeck2.c | 14 +- gcc/d/ChangeLog | 17 + gcc/d/d-compiler.cc | 12 +- gcc/d/d-lang.cc | 1 - gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/compiler.h | 7 +- gcc/d/dmd/declaration.c | 14 + gcc/d/dmd/dmodule.c | 12 +- gcc/d/dmd/expressionsem.c | 7 + gcc/d/dmd/func.c | 2 - gcc/d/dmd/root/array.h | 4 +- gcc/d/dmd/traits.c | 10 +- gcc/d/typeinfo.cc | 16 - gcc/df-problems.c | 28 +- gcc/df.h | 1 + gcc/doc/cpp.texi | 7 +- gcc/doc/extend.texi | 172 + gcc/doc/invoke.texi | 73 +- gcc/doc/sourcebuild.texi | 5 + gcc/dse.c | 5 + gcc/dwarf2asm.c | 46 + gcc/dwarf2out.c | 163 +- gcc/fold-const-call.c | 22 +- gcc/fortran/ChangeLog | 93 + gcc/fortran/data.c | 15 + gcc/fortran/decl.c | 3 +- gcc/fortran/dump-parse-tree.c | 6 + gcc/fortran/expr.c | 3 + gcc/fortran/frontend-passes.c | 1 + gcc/fortran/gfortran.h | 2 + gcc/fortran/intrinsic.texi | 12 +- gcc/fortran/openmp.c | 127 +- gcc/fortran/resolve.c | 6 +- gcc/fortran/trans-array.c | 4 +- gcc/fortran/trans-expr.c | 6 +- gcc/fortran/trans-intrinsic.c | 8 +- gcc/fortran/trans-openmp.c | 16 + gcc/fortran/trans-types.c | 3 + gcc/fortran/trans.c | 3 + gcc/fortran/types.def | 8 +- gcc/fwprop.c | 33 +- gcc/gcc.c | 36 +- gcc/gcse.c | 13 +- gcc/gimple-fold.c | 2 +- gcc/gimple-pretty-print.c | 4 + gcc/gimple-range-gori.cc | 27 +- gcc/gimple-range-gori.h | 1 + gcc/gimple-range.cc | 6 + gcc/gimplify.c | 22 +- gcc/go/ChangeLog | 9 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/embed.cc | 337 +- gcc/go/gofrontend/go.cc | 2 + gcc/go/gofrontend/gogo.cc | 15 +- gcc/go/gofrontend/gogo.h | 30 + gcc/go/gofrontend/lex.cc | 94 + gcc/go/gofrontend/lex.h | 20 + gcc/go/gofrontend/parse.cc | 99 +- gcc/go/gofrontend/parse.h | 15 +- gcc/go/gospec.c | 24 + gcc/hwint.h | 42 + gcc/ipa-modref.c | 12 +- gcc/ipa-sra.c | 20 +- gcc/ira.c | 24 +- gcc/lra-constraints.c | 12 +- gcc/lra-eliminations.c | 5 +- gcc/lra-int.h | 1 + gcc/lra.c | 4 + gcc/match.pd | 67 +- gcc/omp-builtins.def | 2 +- gcc/omp-expand.c | 19 +- gcc/omp-low.c | 53 +- gcc/optc-save-gen.awk | 2 + gcc/params.opt | 4 +- gcc/passes.c | 10 +- gcc/passes.def | 8 +- gcc/po/ChangeLog | 4 + gcc/po/de.po | 23 +- gcc/profile.c | 12 +- gcc/regcprop.c | 29 + gcc/stor-layout.c | 16 +- gcc/system.h | 4 + gcc/testsuite/ChangeLog | 1013 ++ gcc/testsuite/c-c++-common/attr-used-5.c | 1 + gcc/testsuite/c-c++-common/attr-used-6.c | 1 + gcc/testsuite/c-c++-common/attr-used-7.c | 1 + gcc/testsuite/c-c++-common/attr-used-8.c | 1 + gcc/testsuite/c-c++-common/attr-used-9.c | 1 + gcc/testsuite/c-c++-common/gomp/task-detach-1.c | 37 + gcc/testsuite/c-c++-common/gomp/task-detach-2.c | 9 + gcc/testsuite/g++.dg/abi/mangle76.C | 40 + gcc/testsuite/g++.dg/cpp0x/alignas19.C | 8 + gcc/testsuite/g++.dg/cpp0x/decltype-71879.C | 5 + gcc/testsuite/g++.dg/cpp0x/decltype37.C | 2 +- gcc/testsuite/g++.dg/cpp0x/inh-ctor36.C | 10 + gcc/testsuite/g++.dg/cpp0x/noexcept62.C | 10 + gcc/testsuite/g++.dg/cpp0x/noexcept63.C | 63 + gcc/testsuite/g++.dg/cpp0x/noexcept64.C | 24 + gcc/testsuite/g++.dg/cpp0x/this2.C | 8 + gcc/testsuite/g++.dg/cpp1y/constexpr-98672.C | 92 + gcc/testsuite/g++.dg/cpp1z/class-deduction77.C | 6 + gcc/testsuite/g++.dg/cpp1z/inh-ctor39.C | 12 + gcc/testsuite/g++.dg/cpp23/cplusplus.C | 4 + gcc/testsuite/g++.dg/cpp2a/lambda-generic9.C | 9 + gcc/testsuite/g++.dg/cpp2a/lambda-uneval1.C | 2 +- gcc/testsuite/g++.dg/cpp2a/lambda-uneval5.C | 2 +- gcc/testsuite/g++.dg/cpp2a/no_unique_address10.C | 16 + gcc/testsuite/g++.dg/cpp2a/no_unique_address8.C | 11 + gcc/testsuite/g++.dg/cpp2a/no_unique_address9.C | 50 + gcc/testsuite/g++.dg/cpp2a/using-enum-7.C | 27 + gcc/testsuite/g++.dg/debug/dwarf2/inline-ns-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-3.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp11.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp14.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp17.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp20.C | 1 + gcc/testsuite/g++.dg/eh/spbp.C | 2 +- gcc/testsuite/g++.dg/gomp/task-detach-1.C | 29 + gcc/testsuite/g++.dg/init/elide7.C | 9 + gcc/testsuite/g++.dg/ipa/pr98690.C | 27 + gcc/testsuite/g++.dg/lookup/scoped1.C | 4 +- gcc/testsuite/g++.dg/lookup/using4.C | 2 +- gcc/testsuite/g++.dg/lookup/using64.C | 69 + gcc/testsuite/g++.dg/lookup/using65.C | 17 + gcc/testsuite/g++.dg/modules/modules.exp | 19 +- gcc/testsuite/g++.dg/modules/pr98770_a.C | 10 + gcc/testsuite/g++.dg/modules/pr98770_b.C | 12 + gcc/testsuite/g++.dg/modules/pr98843_a.C | 5 + gcc/testsuite/g++.dg/modules/pr98843_b.H | 12 + gcc/testsuite/g++.dg/modules/pr98843_c.C | 10 + gcc/testsuite/g++.dg/modules/stat-mem-1.h | 6 + gcc/testsuite/g++.dg/modules/stat-mem-1_a.H | 5 + gcc/testsuite/g++.dg/modules/stat-mem-1_b.C | 4 + gcc/testsuite/g++.dg/no-stack-protector-attr-3.C | 2 +- gcc/testsuite/g++.dg/no-stack-protector-attr.C | 2 +- gcc/testsuite/g++.dg/opt/pr87974.C | 1 + gcc/testsuite/g++.dg/parse/access12.C | 24 + gcc/testsuite/g++.dg/parse/error63.C | 8 + gcc/testsuite/g++.dg/pr97627.C | 44 + gcc/testsuite/g++.dg/pr98330.C | 7 + gcc/testsuite/g++.dg/tc1/dr142.C | 8 +- gcc/testsuite/g++.dg/tc1/dr52.C | 6 +- gcc/testsuite/g++.dg/template/access34.C | 29 + gcc/testsuite/g++.dg/template/access35.C | 19 + gcc/testsuite/g++.dg/template/crash75.C | 4 +- gcc/testsuite/g++.dg/template/crash76.C | 2 +- gcc/testsuite/g++.dg/template/deduce8.C | 21 + gcc/testsuite/g++.dg/template/friend68.C | 13 + gcc/testsuite/g++.dg/template/friend69.C | 18 + gcc/testsuite/g++.dg/template/pr97399.C | 23 + gcc/testsuite/g++.dg/torture/pr97474.C | 28 + gcc/testsuite/g++.dg/ubsan/pr95693.C | 26 + gcc/testsuite/g++.dg/warn/Warray-bounds15.C | 40 + gcc/testsuite/g++.dg/warn/Wfree-nonheap-object-5.C | 129 + gcc/testsuite/g++.dg/warn/Wnonnull10.C | 63 + gcc/testsuite/g++.dg/warn/Wnonnull5.C | 10 +- gcc/testsuite/g++.dg/warn/Wnonnull9.C | 117 + gcc/testsuite/g++.dg/warn/effc5.C | 17 + .../g++.old-deja/g++.brendan/visibility6.C | 4 +- .../g++.old-deja/g++.brendan/visibility8.C | 4 +- gcc/testsuite/g++.old-deja/g++.jason/access8.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/access4.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/visibility12.C | 7 +- gcc/testsuite/g++.old-deja/g++.law/visibility4.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/visibility8.C | 5 +- gcc/testsuite/g++.old-deja/g++.other/access4.C | 4 +- gcc/testsuite/g++.target/i386/avx512f-pr96891-1.C | 37 + gcc/testsuite/g++.target/i386/pr98847.C | 20 + gcc/testsuite/g++.target/s390/pr98722.C | 12 + gcc/testsuite/gcc.c-torture/compile/asmgoto-2.c | 1 + gcc/testsuite/gcc.c-torture/compile/asmgoto-5.c | 1 + gcc/testsuite/gcc.c-torture/compile/pr98849.c | 60 + gcc/testsuite/gcc.c-torture/execute/pr98681.c | 18 + gcc/testsuite/gcc.c-torture/execute/pr98727.c | 20 + gcc/testsuite/gcc.c-torture/execute/pr98853-1.c | 21 + gcc/testsuite/gcc.c-torture/execute/pr98853-2.c | 19 + gcc/testsuite/gcc.dg/Walloca-2.c | 6 +- gcc/testsuite/gcc.dg/Wfree-nonheap-object-4.c | 107 + gcc/testsuite/gcc.dg/Wvla-larger-than-4.c | 6 +- gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c | 75 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c | 24 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c | 21 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c | 12 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c | 228 + .../analyzer/attr-malloc-CVE-2019-19078-usb-leak.c | 224 + .../gcc.dg/analyzer/attr-malloc-misuses.c | 18 + .../gcc.dg/analyzer/combined-conditionals-1.c | 55 + gcc/testsuite/gcc.dg/cpp/ucs.c | 4 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf-float.c | 10 +- gcc/testsuite/gcc.dg/debug/dwarf2/inline6.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr41445-7.c | 7 +- gcc/testsuite/gcc.dg/gomp/simd-2.c | 3 +- gcc/testsuite/gcc.dg/gomp/simd-3.c | 3 +- gcc/testsuite/gcc.dg/gomp/task-detach-1.c | 20 + gcc/testsuite/gcc.dg/ipa/pr98222.c | 19 + .../gcc.dg/plugin/diagnostic-test-inlining-3.c | 3 +- gcc/testsuite/gcc.dg/pr78973.c | 2 +- gcc/testsuite/gcc.dg/pr90248.c | 73 + gcc/testsuite/gcc.dg/pr96674.c | 40 + gcc/testsuite/gcc.dg/pr98255.c | 49 + gcc/testsuite/gcc.dg/pr98330.c | 7 + gcc/testsuite/gcc.dg/pr98331.c | 18 + gcc/testsuite/gcc.dg/pr98721-1.c | 14 + gcc/testsuite/gcc.dg/pr98721-2.c | 8 + gcc/testsuite/gcc.dg/pr98766.c | 12 + gcc/testsuite/gcc.dg/pr98793.c | 38 + gcc/testsuite/gcc.dg/pr98807.c | 35 + gcc/testsuite/gcc.dg/torture/ftrapv-2.c | 4 +- gcc/testsuite/gcc.dg/torture/pr98758.c | 13 + gcc/testsuite/gcc.dg/torture/pr98773.c | 19 + gcc/testsuite/gcc.dg/torture/pr98786.c | 23 + .../gcc.dg/tree-ssa/builtin-sprintf-warn-20.c | 7 +- gcc/testsuite/gcc.dg/tree-ssa/copy-sign-1.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr47059.c | 45 + gcc/testsuite/gcc.dg/tree-ssa/pr96669-1.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c | 30 + gcc/testsuite/gcc.dg/tree-ssa/pr97260.c | 11 + gcc/testsuite/gcc.dg/vect/bb-slp-pr98854.c | 24 + gcc/testsuite/gcc.dg/vect/slp-11b.c | 12 +- gcc/testsuite/gcc.dg/vect/slp-reduc-3.c | 8 +- .../aarch64/advsimd-intrinsics/arm-neon-ref.h | 67 - .../aarch64/advsimd-intrinsics/binary_sat_op.inc | 43 +- .../aarch64/advsimd-intrinsics/unary_sat_op.inc | 21 +- .../gcc.target/aarch64/advsimd-intrinsics/vqabs.c | 29 +- .../gcc.target/aarch64/advsimd-intrinsics/vqadd.c | 91 +- .../aarch64/advsimd-intrinsics/vqdmlXl.inc | 17 +- .../aarch64/advsimd-intrinsics/vqdmlXl_lane.inc | 21 +- .../aarch64/advsimd-intrinsics/vqdmlXl_n.inc | 17 +- .../aarch64/advsimd-intrinsics/vqdmlal.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlal_lane.c | 14 - .../aarch64/advsimd-intrinsics/vqdmlal_n.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlsl.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlsl_lane.c | 14 - .../aarch64/advsimd-intrinsics/vqdmlsl_n.c | 9 - .../aarch64/advsimd-intrinsics/vqdmulh.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmulh_lane.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmulh_n.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmull.c | 30 +- .../aarch64/advsimd-intrinsics/vqdmull_lane.c | 30 +- .../aarch64/advsimd-intrinsics/vqdmull_n.c | 29 +- .../gcc.target/aarch64/advsimd-intrinsics/vqmovn.c | 49 +- .../aarch64/advsimd-intrinsics/vqmovun.c | 31 +- .../gcc.target/aarch64/advsimd-intrinsics/vqneg.c | 29 +- .../aarch64/advsimd-intrinsics/vqrdmlXh.inc | 42 +- .../aarch64/advsimd-intrinsics/vqrdmlXh_lane.inc | 45 +- .../aarch64/advsimd-intrinsics/vqrdmlah.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlah_lane.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlsh.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlsh_lane.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmulh.c | 57 +- .../aarch64/advsimd-intrinsics/vqrdmulh_lane.c | 65 +- .../aarch64/advsimd-intrinsics/vqrdmulh_n.c | 65 +- .../gcc.target/aarch64/advsimd-intrinsics/vqrshl.c | 521 +- .../aarch64/advsimd-intrinsics/vqrshrn_n.c | 74 +- .../aarch64/advsimd-intrinsics/vqrshrun_n.c | 72 +- .../gcc.target/aarch64/advsimd-intrinsics/vqshl.c | 376 +- .../aarch64/advsimd-intrinsics/vqshl_n.c | 117 +- .../aarch64/advsimd-intrinsics/vqshlu_n.c | 118 +- .../aarch64/advsimd-intrinsics/vqshrn_n.c | 75 +- .../aarch64/advsimd-intrinsics/vqshrun_n.c | 46 +- .../gcc.target/aarch64/advsimd-intrinsics/vqsub.c | 92 +- .../gcc.target/aarch64/narrow_high-intrinsics.c | 2 +- gcc/testsuite/gcc.target/aarch64/pr97701.c | 17 + gcc/testsuite/gcc.target/aarch64/simd/vaddlv_1.c | 56 + gcc/testsuite/gcc.target/aarch64/sve/pr98535.c | 18 + gcc/testsuite/gcc.target/aarch64/vdup_lane_2.c | 2 +- gcc/testsuite/gcc.target/arm/ivopts.c | 2 +- gcc/testsuite/gcc.target/arm/pr98636.c | 6 + gcc/testsuite/gcc.target/arm/simd/vceqz_p64.c | 3 +- gcc/testsuite/gcc.target/arm/simd/vceqzq_p64.c | 5 +- gcc/testsuite/gcc.target/i386/20051216-1.c | 5 + gcc/testsuite/gcc.target/i386/avx512bw-pr96891-1.c | 75 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-1.c | 40 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-2.c | 30 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-3.c | 39 + gcc/testsuite/gcc.target/i386/bitwise_mask_op-3.c | 1 - gcc/testsuite/gcc.target/i386/m128-check.h | 9 +- gcc/testsuite/gcc.target/i386/m256-check.h | 4 +- gcc/testsuite/gcc.target/i386/m512-check.h | 4 +- gcc/testsuite/gcc.target/i386/pr96271.c | 11 + gcc/testsuite/gcc.target/i386/pr97684.c | 24 + gcc/testsuite/gcc.target/i386/pr98694.c | 41 + gcc/testsuite/gcc.target/i386/pr98833.c | 9 + gcc/testsuite/gcc.target/i386/sse-andnps-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse-andps-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse2-andnpd-1.c | 4 +- gcc/testsuite/gcc.target/i386/sse2-andpd-1.c | 4 +- .../gcc.target/powerpc/builtins-1-p10-runnable.c | 398 + gcc/testsuite/gcc.target/powerpc/builtins-1.fold.h | 4 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 6 +- .../gcc.target/powerpc/float128-longdouble-math.c | 442 + .../gcc.target/powerpc/float128-longdouble-stdio.c | 36 + gcc/testsuite/gcc.target/powerpc/float128-math.c | 16 +- .../gcc.target/powerpc/fold-vec-extract-char.p7.c | 2 +- .../powerpc/fold-vec-extract-double.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-int.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-int.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-short.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-short.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-insert-char-p8.c | 17 +- .../gcc.target/powerpc/fold-vec-insert-char-p9.c | 15 +- .../gcc.target/powerpc/fold-vec-insert-double.c | 15 +- .../gcc.target/powerpc/fold-vec-insert-float-p8.c | 12 +- .../gcc.target/powerpc/fold-vec-insert-float-p9.c | 11 +- .../gcc.target/powerpc/fold-vec-insert-int-p8.c | 16 +- .../gcc.target/powerpc/fold-vec-insert-int-p9.c | 13 +- .../gcc.target/powerpc/fold-vec-insert-longlong.c | 14 +- .../gcc.target/powerpc/fold-vec-insert-short-p8.c | 13 +- .../gcc.target/powerpc/fold-vec-insert-short-p9.c | 17 +- gcc/testsuite/gcc.target/powerpc/m128-check.h | 8 +- .../powerpc/ppc-fortran/ieee128-math.f90 | 2 +- gcc/testsuite/gcc.target/powerpc/pr79251-run.p8.c | 14 + gcc/testsuite/gcc.target/powerpc/pr79251-run.p9.c | 14 + gcc/testsuite/gcc.target/powerpc/pr79251.h | 36 + gcc/testsuite/gcc.target/powerpc/pr79251.p8.c | 22 + gcc/testsuite/gcc.target/powerpc/pr79251.p9.c | 22 + gcc/testsuite/gcc.target/powerpc/pr88233.c | 2 +- gcc/testsuite/gcc.target/powerpc/pr91903.c | 73 + gcc/testsuite/gcc.target/powerpc/sse-andnps-1.c | 6 +- gcc/testsuite/gcc.target/powerpc/sse-andps-1.c | 4 +- gcc/testsuite/gcc.target/powerpc/sse-movhps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-movlps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse2-andnpd-1.c | 6 +- gcc/testsuite/gcc.target/powerpc/sse2-andpd-1.c | 4 +- gcc/testsuite/gcc.target/riscv/attribute-18.c | 4 + gcc/testsuite/gcc.target/riscv/pr98777.c | 31 + .../gdc.test/compilable/imports/test15371.d | 9 + gcc/testsuite/gdc.test/compilable/test15371.d | 10 + .../gdc.test/fail_compilation/fail18143.d | 43 + .../gdc.test/fail_compilation/fail18719.d | 41 + gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.c | 27 + .../gfortran.dg/ISO_Fortran_binding_18.f90 | 28 + gcc/testsuite/gfortran.dg/associate_57.f90 | 47 + gcc/testsuite/gfortran.dg/associated_target_7.f90 | 87 + gcc/testsuite/gfortran.dg/charlen_18.f90 | 18 + .../gfortran.dg/elemental_assignment_1.f90 | 59 + gcc/testsuite/gfortran.dg/elemental_function_5.f90 | 46 + gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 | 21 + gcc/testsuite/gfortran.dg/gomp/map-3.f90 | 10 +- gcc/testsuite/gfortran.dg/gomp/pr86470.f90 | 12 + gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 | 29 + .../gfortran.dg/gomp/use_device_ptr-1.f90 | 25 + .../gfortran.dg/interface_assignment_7.f90 | 84 + .../iso_fortran_binding_uint8_array_driver.c | 2 +- gcc/testsuite/gfortran.dg/module_procedure_5.f90 | 31 + gcc/testsuite/gfortran.dg/module_procedure_6.f90 | 51 + gcc/testsuite/gfortran.dg/pr70070.f90 | 8 + gcc/testsuite/gfortran.dg/pr97673.f90 | 14 + gcc/testsuite/gfortran.dg/proc_ptr_52.f90 | 72 + gcc/testsuite/gnat.dg/asan1.adb | 15 + gcc/testsuite/gnat.dg/asan1_pkg.ads | 9 + gcc/testsuite/gnat.dg/thunk2.adb | 11 + gcc/testsuite/gnat.dg/thunk2.ads | 12 + gcc/testsuite/gnat.dg/thunk2_pkg.ads | 11 + gcc/testsuite/lib/target-supports.exp | 43 +- gcc/tree-core.h | 29 +- gcc/tree-data-ref.c | 54 +- gcc/tree-dfa.c | 6 +- gcc/tree-inline.c | 7 + gcc/tree-nested.c | 2 + gcc/tree-pass.h | 2 +- gcc/tree-pretty-print.c | 6 + gcc/tree-ssa-ccp.c | 2 +- gcc/tree-ssa-dce.c | 15 +- gcc/tree-ssa-live.c | 17 +- gcc/tree-ssa-loop-niter.c | 5 + gcc/tree-ssa-math-opts.c | 5 +- gcc/tree-ssa-phiopt.c | 15 + gcc/tree-ssa-sccvn.c | 2 +- gcc/tree-ssanames.c | 8 + gcc/tree-vect-slp.c | 54 +- gcc/tree.c | 48 +- gcc/tree.h | 1 - gcc/value-prof.c | 26 +- gcc/varpool.c | 8 + include/ChangeLog | 4 + include/gomp-constants.h | 1 + libatomic/ChangeLog | 9 + libbacktrace/ChangeLog | 15 + libbacktrace/Makefile.am | 10 +- libbacktrace/Makefile.in | 12 +- libbacktrace/configure | 4 +- libbacktrace/dwarf.c | 64 +- libcpp/ChangeLog | 16 + libcpp/include/cpplib.h | 3 +- libcpp/init.c | 9 +- libcpp/lex.c | 8 +- libgcc/ChangeLog | 23 + libgcc/config/i386/resms64.h | 5 + libgcc/config/i386/resms64f.h | 5 + libgcc/config/i386/resms64fx.h | 5 + libgcc/config/i386/resms64x.h | 5 + libgcc/config/i386/savms64.h | 5 + libgcc/config/i386/savms64f.h | 5 + libgcc/libgcov-merge.c | 14 +- libgcc/libgcov.h | 21 +- libgfortran/ChangeLog | 11 + libgfortran/runtime/ISO_Fortran_binding.c | 7 +- libgo/MERGE | 2 +- libgo/Makefile.am | 2 +- libgo/Makefile.in | 2 +- libgo/VERSION | 2 +- libgo/check-packages.txt | 2 + libgo/go/archive/tar/strconv.go | 2 +- libgo/go/cmd/cgo/gcc.go | 7 + libgo/go/cmd/cgo/out.go | 6 +- libgo/go/cmd/cgo/util.go | 6 +- libgo/go/cmd/go.mod | 4 +- libgo/go/cmd/go/alldocs.go | 863 +- libgo/go/cmd/go/go_test.go | 5 +- libgo/go/cmd/go/internal/base/base.go | 2 +- libgo/go/cmd/go/internal/bug/bug.go | 2 +- libgo/go/cmd/go/internal/fmtcmd/fmt.go | 3 +- libgo/go/cmd/go/internal/generate/generate.go | 20 +- libgo/go/cmd/go/internal/get/get.go | 2 +- libgo/go/cmd/go/internal/help/helpdoc.go | 19 +- libgo/go/cmd/go/internal/list/list.go | 12 +- libgo/go/cmd/go/internal/load/pkg.go | 134 +- libgo/go/cmd/go/internal/load/test.go | 8 +- libgo/go/cmd/go/internal/modcmd/download.go | 4 +- libgo/go/cmd/go/internal/modcmd/edit.go | 5 +- libgo/go/cmd/go/internal/modcmd/graph.go | 2 + libgo/go/cmd/go/internal/modcmd/init.go | 2 + libgo/go/cmd/go/internal/modcmd/tidy.go | 2 + libgo/go/cmd/go/internal/modcmd/vendor.go | 78 +- libgo/go/cmd/go/internal/modcmd/verify.go | 2 + libgo/go/cmd/go/internal/modcmd/why.go | 2 + .../cmd/go/internal/modfetch/codehost/codehost.go | 2 +- libgo/go/cmd/go/internal/modfetch/codehost/git.go | 2 +- libgo/go/cmd/go/internal/modfetch/fetch.go | 108 +- libgo/go/cmd/go/internal/modfetch/proxy.go | 61 +- libgo/go/cmd/go/internal/modget/get.go | 127 +- libgo/go/cmd/go/internal/modget/query.go | 4 +- libgo/go/cmd/go/internal/modload/buildlist.go | 11 + libgo/go/cmd/go/internal/modload/help.go | 484 +- libgo/go/cmd/go/internal/modload/import.go | 82 +- libgo/go/cmd/go/internal/modload/import_test.go | 13 +- libgo/go/cmd/go/internal/modload/init.go | 81 +- libgo/go/cmd/go/internal/modload/load.go | 21 +- libgo/go/cmd/go/internal/modload/modfile.go | 4 +- libgo/go/cmd/go/internal/modload/mvs.go | 16 - libgo/go/cmd/go/internal/modload/query.go | 10 +- libgo/go/cmd/go/internal/modload/vendor.go | 2 +- libgo/go/cmd/go/internal/str/str.go | 14 + libgo/go/cmd/go/internal/test/genflags.go | 2 +- libgo/go/cmd/go/internal/test/test.go | 2 +- libgo/go/cmd/go/internal/test/testflag.go | 2 +- libgo/go/cmd/go/internal/tool/tool.go | 17 +- libgo/go/cmd/go/internal/vcs/vcs.go | 4 +- libgo/go/cmd/go/internal/vet/vetflag.go | 2 +- libgo/go/cmd/go/internal/work/build.go | 7 +- libgo/go/cmd/go/internal/work/buildid.go | 2 +- libgo/go/cmd/go/internal/work/exec.go | 17 +- libgo/go/cmd/go/internal/work/gccgo.go | 8 +- libgo/go/cmd/go/testdata/addmod.go | 2 +- .../go/testdata/script/link_syso_issue33139.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_bad_domain.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_edit.txt | 6 + .../go/cmd/go/testdata/script/mod_get_fallback.txt | 2 +- .../cmd/go/testdata/script/mod_gobuild_import.txt | 2 +- .../cmd/go/testdata/script/mod_list_bad_import.txt | 2 +- libgo/go/cmd/go/testdata/script/mod_readonly.txt | 10 +- .../go/cmd/go/testdata/script/mod_vendor_auto.txt | 6 +- libgo/go/cmd/go/testdata/script/mod_versions.txt | 6 +- libgo/go/cmd/internal/browser/browser.go | 2 +- libgo/go/cmd/test2json/main.go | 8 +- libgo/go/cmd/vendor/modules.txt | 4 +- libgo/go/crypto/elliptic/p224.go | 41 +- libgo/go/crypto/elliptic/p224_test.go | 277 +- libgo/go/crypto/rand/rand_windows.go | 4 +- libgo/go/crypto/tls/common.go | 21 - libgo/go/crypto/tls/conn.go | 62 +- libgo/go/crypto/tls/handshake_client.go | 11 +- libgo/go/crypto/tls/handshake_client_test.go | 36 - libgo/go/crypto/tls/handshake_client_tls13.go | 3 - libgo/go/crypto/tls/handshake_server.go | 17 +- libgo/go/crypto/tls/handshake_server_test.go | 50 +- libgo/go/crypto/tls/handshake_server_tls13.go | 4 +- libgo/go/crypto/tls/tls.go | 55 +- libgo/go/crypto/x509/root.go | 6 +- libgo/go/crypto/x509/root_ios.go | 280 +- libgo/go/crypto/x509/x509.go | 108 - libgo/go/crypto/x509/x509_test.go | 54 +- libgo/go/embed/embed.go | 6 + libgo/go/embed/internal/embedtest/embed_test.go | 49 +- libgo/go/embed/internal/embedtest/embedx_test.go | 14 - libgo/go/encoding/asn1/asn1.go | 9 + libgo/go/go/build/build.go | 70 +- libgo/go/go/build/build_test.go | 3 +- libgo/go/go/build/constraint/expr.go | 574 + libgo/go/go/build/constraint/expr_test.go | 317 + libgo/go/go/build/deps_test.go | 47 +- libgo/go/go/build/read.go | 109 +- libgo/go/go/build/read_test.go | 69 +- .../withvendor/src/a/{ => vendor}/c/d/d.go | 0 .../go/internal/gccgoimporter/gccgoinstallation.go | 2 +- libgo/go/go/internal/srcimporter/srcimporter.go | 2 +- libgo/go/go/types/stdlib_test.go | 2 + libgo/go/golang.org/x/mod/modfile/rule.go | 30 + .../go/golang.org/x/tools/go/analysis/analysis.go | 4 + .../golang.org/x/tools/go/analysis/diagnostic.go | 4 + libgo/go/golang.org/x/tools/go/analysis/doc.go | 4 + .../go/analysis/internal/analysisflags/help.go | 4 + .../analysis/passes/internal/analysisutil/util.go | 4 + .../x/tools/go/analysis/passes/printf/types.go | 4 + .../go/analysis/passes/structtag/structtag.go | 94 +- .../go/analysis/unitchecker/unitchecker112.go | 4 + .../go/golang.org/x/tools/go/analysis/validate.go | 4 + libgo/go/golang.org/x/tools/go/ast/astutil/util.go | 4 + .../golang.org/x/tools/go/ast/inspector/typeof.go | 4 + libgo/go/html/template/exec_test.go | 55 + libgo/go/html/template/template.go | 90 +- libgo/go/internal/cpu/cpu_ppc64x_aix.go | 2 +- libgo/go/internal/execabs/execabs.go | 70 + libgo/go/internal/execabs/execabs_test.go | 104 + libgo/go/internal/goroot/gc.go | 2 +- .../go/internal/syscall/windows/syscall_windows.go | 2 + .../internal/syscall/windows/zsyscall_windows.go | 13 + libgo/go/io/fs/glob.go | 4 +- libgo/go/io/fs/glob_test.go | 2 +- libgo/go/io/fs/walk.go | 15 +- libgo/go/io/fs/walk_test.go | 26 - libgo/go/io/ioutil/example_test.go | 2 +- libgo/go/math/rand/gen_cooked.go | 2 +- libgo/go/math/sqrt.go | 2 +- libgo/go/net/http/fcgi/child.go | 3 - libgo/go/net/http/fcgi/fcgi_test.go | 12 +- libgo/go/net/http/httputil/dump.go | 15 +- libgo/go/net/http/httputil/dump_test.go | 80 +- libgo/go/net/http/serve_test.go | 6 +- libgo/go/net/http/server.go | 2 +- libgo/go/net/http/transport.go | 10 +- libgo/go/net/http/transport_test.go | 2 +- libgo/go/net/mail/message_test.go | 8 +- libgo/go/os/file_plan9.go | 10 - libgo/go/os/file_unix.go | 8 + libgo/go/os/os_test.go | 45 +- libgo/go/os/os_windows_test.go | 11 +- libgo/go/os/signal/signal_linux_test.go | 42 + libgo/go/os/signal/signal_test.go | 102 +- libgo/go/os/tempfile.go | 21 +- .../bpf/t-bpf => libgo/go/os/testdata/dirfs/a | 0 .../bpf/t-bpf => libgo/go/os/testdata/dirfs/b | 0 .../bpf/t-bpf => libgo/go/os/testdata/dirfs/dir/x | 0 libgo/go/reflect/all_test.go | 170 - libgo/go/reflect/type.go | 43 +- libgo/go/runtime/crash_test.go | 12 + libgo/go/runtime/defer_test.go | 28 + libgo/go/runtime/export_test.go | 4 +- libgo/go/runtime/histogram.go | 60 +- libgo/go/runtime/histogram_test.go | 22 +- libgo/go/runtime/metrics.go | 53 +- libgo/go/runtime/metrics/description.go | 16 +- libgo/go/runtime/metrics/doc.go | 4 +- libgo/go/runtime/metrics/example_test.go | 96 + libgo/go/runtime/metrics/histogram.go | 29 +- libgo/go/runtime/metrics/value.go | 2 +- libgo/go/runtime/metrics_test.go | 38 +- libgo/go/runtime/mgcmark.go | 4 +- libgo/go/runtime/mgcscavenge.go | 2 +- libgo/go/runtime/msan0.go | 9 +- libgo/go/runtime/os_aix.go | 3 - libgo/go/runtime/os_freebsd.go | 2 +- libgo/go/runtime/os_gccgo.go | 5 + libgo/go/runtime/os_js.go | 7 +- libgo/go/runtime/os_openbsd.go | 1 - libgo/go/runtime/proc.go | 79 +- libgo/go/runtime/runtime2.go | 1 - libgo/go/runtime/signal_unix.go | 9 +- libgo/go/runtime/signal_windows_test.go | 64 + libgo/go/runtime/sigqueue.go | 34 +- libgo/go/runtime/stubs2.go | 2 +- libgo/go/runtime/testdata/testprog/deadlock.go | 39 + libgo/go/runtime/testdata/testwinsignal/main.go | 19 + libgo/go/runtime/time.go | 6 + libgo/go/runtime/timestub2.go | 4 - libgo/go/syscall/exec_darwin.go | 259 - libgo/go/syscall/exec_unix.go | 4 + libgo/go/syscall/mkasm.go | 64 + libgo/go/syscall/mkasm_darwin.go | 57 - libgo/go/syscall/syscall_linux_test.go | 13 + libgo/go/testing/fstest/testfs.go | 3 +- libgo/go/time/sleep.go | 13 +- libgo/go/time/tzdata/zipdata.go | 13694 ++++++++++--------- libgo/libgo-packages.txt | 2 + libgo/merge.sh | 2 +- libgo/misc/cgo/test/pkg_test.go | 2 +- libgo/misc/cgo/testcarchive/carchive_test.go | 5 - libgomp/ChangeLog | 85 + libgomp/config/accel/sem.h | 9 + libgomp/config/linux/sem.h | 9 + libgomp/config/posix/sem.c | 20 + libgomp/config/posix/sem.h | 10 + libgomp/config/rtems/sem.h | 5 + libgomp/configure.tgt | 4 + libgomp/fortran.c | 6 + libgomp/libgomp.h | 7 + libgomp/libgomp.map | 2 + libgomp/libgomp.texi | 34 + libgomp/libgomp_g.h | 2 +- libgomp/omp.h.in | 7 + libgomp/omp_lib.f90.in | 9 + libgomp/omp_lib.h.in | 4 + libgomp/priority_queue.c | 57 + libgomp/priority_queue.h | 5 + libgomp/task.c | 140 +- libgomp/team.c | 4 + .../testsuite/libgomp.c-c++-common/task-detach-1.c | 36 + .../testsuite/libgomp.c-c++-common/task-detach-2.c | 37 + .../testsuite/libgomp.c-c++-common/task-detach-3.c | 33 + .../testsuite/libgomp.c-c++-common/task-detach-4.c | 24 + .../testsuite/libgomp.c-c++-common/task-detach-5.c | 42 + .../testsuite/libgomp.c-c++-common/task-detach-6.c | 46 + .../testsuite/libgomp.fortran/is_device_ptr-1.f90 | 54 + .../testsuite/libgomp.fortran/task-detach-1.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-2.f90 | 34 + .../testsuite/libgomp.fortran/task-detach-3.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-4.f90 | 22 + .../testsuite/libgomp.fortran/task-detach-5.f90 | 39 + .../testsuite/libgomp.fortran/task-detach-6.f90 | 44 + libitm/ChangeLog | 7 + libphobos/ChangeLog | 40 + libphobos/Makefile.in | 2 +- libphobos/configure | 4 +- libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/Makefile.am | 157 +- libphobos/libdruntime/Makefile.in | 393 +- libphobos/libdruntime/core/internal/abort.d | 2 +- libphobos/libdruntime/core/stdc/complex.d | 26 +- libphobos/libdruntime/core/stdc/errno.d | 244 +- libphobos/libdruntime/core/stdc/fenv.d | 22 +- libphobos/libdruntime/core/stdc/inttypes.d | 8 +- libphobos/libdruntime/core/stdc/limits.d | 2 +- libphobos/libdruntime/core/stdc/locale.d | 2 +- libphobos/libdruntime/core/stdc/math.d | 291 +- libphobos/libdruntime/core/stdc/stdarg.d | 713 +- libphobos/libdruntime/core/stdc/stdint.d | 8 +- libphobos/libdruntime/core/stdc/stdio.d | 64 +- libphobos/libdruntime/core/stdc/stdlib.d | 2 +- libphobos/libdruntime/core/stdc/string.d | 58 +- libphobos/libdruntime/core/stdc/tgmath.d | 550 +- libphobos/libdruntime/core/stdc/time.d | 221 +- libphobos/libdruntime/core/stdc/wchar_.d | 86 +- libphobos/libdruntime/core/stdc/wctype.d | 4 +- libphobos/libdruntime/core/sys/bionic/err.d | 23 + libphobos/libdruntime/core/sys/darwin/dlfcn.d | 2 +- libphobos/libdruntime/core/sys/darwin/err.d | 41 + libphobos/libdruntime/core/sys/darwin/ifaddrs.d | 77 + libphobos/libdruntime/core/sys/darwin/mach/dyld.d | 4 +- .../libdruntime/core/sys/darwin/mach/getsect.d | 172 +- .../libdruntime/core/sys/darwin/mach/loader.d | 41 +- libphobos/libdruntime/core/sys/darwin/mach/nlist.d | 317 + libphobos/libdruntime/core/sys/darwin/mach/stab.d | 90 + .../libdruntime/core/sys/darwin/netinet/in_.d | 18 +- libphobos/libdruntime/core/sys/darwin/pthread.d | 8 +- libphobos/libdruntime/core/sys/darwin/sys/attr.d | 338 + .../libdruntime/core/sys/dragonflybsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/dragonflybsd/err.d | 31 + .../core/sys/dragonflybsd/netinet/in_.d | 14 +- .../core/sys/dragonflybsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/freebsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/freebsd/err.d | 31 + libphobos/libdruntime/core/sys/freebsd/execinfo.d | 2 + .../libdruntime/core/sys/freebsd/netinet/in_.d | 14 +- libphobos/libdruntime/core/sys/freebsd/sys/event.d | 23 +- .../libdruntime/core/sys/freebsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/freebsd/sys/mount.d | 58 +- libphobos/libdruntime/core/sys/linux/dlfcn.d | 11 +- libphobos/libdruntime/core/sys/linux/elf.d | 2 +- libphobos/libdruntime/core/sys/linux/epoll.d | 1 + libphobos/libdruntime/core/sys/linux/err.d | 24 + libphobos/libdruntime/core/sys/linux/errno.d | 1 + libphobos/libdruntime/core/sys/linux/execinfo.d | 2 + libphobos/libdruntime/core/sys/linux/fcntl.d | 1 + libphobos/libdruntime/core/sys/linux/ifaddrs.d | 3 +- libphobos/libdruntime/core/sys/linux/link.d | 1 + libphobos/libdruntime/core/sys/linux/netinet/in_.d | 22 +- libphobos/libdruntime/core/sys/linux/sched.d | 44 + libphobos/libdruntime/core/sys/linux/stdio.d | 2 + libphobos/libdruntime/core/sys/linux/string.d | 1 + libphobos/libdruntime/core/sys/linux/sys/inotify.d | 1 + libphobos/libdruntime/core/sys/linux/sys/mman.d | 2 + libphobos/libdruntime/core/sys/linux/sys/prctl.d | 2 +- .../libdruntime/core/sys/linux/sys/signalfd.d | 1 + libphobos/libdruntime/core/sys/linux/sys/sysinfo.d | 1 + libphobos/libdruntime/core/sys/linux/sys/time.d | 2 +- libphobos/libdruntime/core/sys/linux/sys/xattr.d | 23 +- libphobos/libdruntime/core/sys/linux/tipc.d | 1 + libphobos/libdruntime/core/sys/linux/unistd.d | 4 + libphobos/libdruntime/core/sys/netbsd/dlfcn.d | 8 +- libphobos/libdruntime/core/sys/netbsd/err.d | 27 + .../libdruntime/core/sys/netbsd/sys/link_elf.d | 4 +- libphobos/libdruntime/core/sys/openbsd/err.d | 27 + .../libdruntime/core/sys/openbsd/sys/link_elf.d | 2 +- libphobos/libdruntime/core/sys/posix/aio.d | 4 +- libphobos/libdruntime/core/sys/posix/arpa/inet.d | 68 +- libphobos/libdruntime/core/sys/posix/config.d | 1 + libphobos/libdruntime/core/sys/posix/dirent.d | 64 +- libphobos/libdruntime/core/sys/posix/dlfcn.d | 45 +- libphobos/libdruntime/core/sys/posix/fcntl.d | 71 +- libphobos/libdruntime/core/sys/posix/grp.d | 27 +- libphobos/libdruntime/core/sys/posix/iconv.d | 5 +- libphobos/libdruntime/core/sys/posix/inttypes.d | 19 +- libphobos/libdruntime/core/sys/posix/libgen.d | 1 + libphobos/libdruntime/core/sys/posix/locale.d | 175 + libphobos/libdruntime/core/sys/posix/mqueue.d | 1 + libphobos/libdruntime/core/sys/posix/net/if_.d | 20 +- libphobos/libdruntime/core/sys/posix/netdb.d | 3 +- libphobos/libdruntime/core/sys/posix/netinet/in_.d | 158 +- libphobos/libdruntime/core/sys/posix/netinet/tcp.d | 2 +- libphobos/libdruntime/core/sys/posix/poll.d | 13 +- libphobos/libdruntime/core/sys/posix/pthread.d | 389 +- libphobos/libdruntime/core/sys/posix/pwd.d | 27 +- libphobos/libdruntime/core/sys/posix/sched.d | 11 +- libphobos/libdruntime/core/sys/posix/semaphore.d | 35 +- libphobos/libdruntime/core/sys/posix/setjmp.d | 14 +- libphobos/libdruntime/core/sys/posix/signal.d | 245 +- libphobos/libdruntime/core/sys/posix/spawn.d | 1 + libphobos/libdruntime/core/sys/posix/stdc/time.d | 191 + libphobos/libdruntime/core/sys/posix/stdio.d | 305 +- libphobos/libdruntime/core/sys/posix/stdlib.d | 189 +- libphobos/libdruntime/core/sys/posix/string.d | 52 + libphobos/libdruntime/core/sys/posix/strings.d | 34 + libphobos/libdruntime/core/sys/posix/sys/filio.d | 1 + libphobos/libdruntime/core/sys/posix/sys/ioccom.d | 1 + libphobos/libdruntime/core/sys/posix/sys/ioctl.d | 5 +- libphobos/libdruntime/core/sys/posix/sys/ipc.d | 19 +- libphobos/libdruntime/core/sys/posix/sys/mman.d | 95 +- libphobos/libdruntime/core/sys/posix/sys/msg.d | 1 + .../libdruntime/core/sys/posix/sys/resource.d | 25 +- libphobos/libdruntime/core/sys/posix/sys/select.d | 25 +- libphobos/libdruntime/core/sys/posix/sys/shm.d | 31 +- libphobos/libdruntime/core/sys/posix/sys/socket.d | 141 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 279 +- libphobos/libdruntime/core/sys/posix/sys/statvfs.d | 35 +- libphobos/libdruntime/core/sys/posix/sys/time.d | 45 +- libphobos/libdruntime/core/sys/posix/sys/ttycom.d | 1 + libphobos/libdruntime/core/sys/posix/sys/types.d | 42 +- libphobos/libdruntime/core/sys/posix/sys/uio.d | 47 +- libphobos/libdruntime/core/sys/posix/sys/un.d | 1 + libphobos/libdruntime/core/sys/posix/sys/utsname.d | 1 + libphobos/libdruntime/core/sys/posix/sys/wait.d | 47 +- libphobos/libdruntime/core/sys/posix/syslog.d | 49 +- libphobos/libdruntime/core/sys/posix/termios.d | 57 +- libphobos/libdruntime/core/sys/posix/time.d | 209 +- libphobos/libdruntime/core/sys/posix/ucontext.d | 104 +- libphobos/libdruntime/core/sys/posix/unistd.d | 157 +- libphobos/libdruntime/core/sys/posix/utime.d | 25 +- libphobos/libdruntime/core/sys/solaris/dlfcn.d | 4 +- libphobos/libdruntime/core/sys/solaris/err.d | 23 + libphobos/libdruntime/core/sys/solaris/libelf.d | 12 +- libphobos/libdruntime/core/sys/solaris/link.d | 34 +- .../libdruntime/core/sys/solaris/sys/elf_SPARC.d | 2 +- libphobos/libdruntime/core/sys/windows/accctrl.d | 2 +- libphobos/libdruntime/core/sys/windows/aclapi.d | 1 + libphobos/libdruntime/core/sys/windows/aclui.d | 5 +- libphobos/libdruntime/core/sys/windows/basetsd.d | 1 + libphobos/libdruntime/core/sys/windows/basetyps.d | 3 +- libphobos/libdruntime/core/sys/windows/cguid.d | 2 +- libphobos/libdruntime/core/sys/windows/com.d | 1 + libphobos/libdruntime/core/sys/windows/comcat.d | 3 +- libphobos/libdruntime/core/sys/windows/commctrl.d | 9 +- libphobos/libdruntime/core/sys/windows/commdlg.d | 3 +- libphobos/libdruntime/core/sys/windows/cpl.d | 3 +- libphobos/libdruntime/core/sys/windows/cplext.d | 1 + libphobos/libdruntime/core/sys/windows/custcntl.d | 3 +- libphobos/libdruntime/core/sys/windows/dbghelp.d | 8 +- .../libdruntime/core/sys/windows/dbghelp_types.d | 1 + libphobos/libdruntime/core/sys/windows/dbt.d | 1 + libphobos/libdruntime/core/sys/windows/dde.d | 3 +- libphobos/libdruntime/core/sys/windows/ddeml.d | 3 +- libphobos/libdruntime/core/sys/windows/dhcpcsdk.d | 3 +- libphobos/libdruntime/core/sys/windows/dlgs.d | 3 +- libphobos/libdruntime/core/sys/windows/dll.d | 121 +- libphobos/libdruntime/core/sys/windows/docobj.d | 3 +- libphobos/libdruntime/core/sys/windows/errorrep.d | 3 +- libphobos/libdruntime/core/sys/windows/exdisp.d | 3 +- libphobos/libdruntime/core/sys/windows/httpext.d | 7 +- libphobos/libdruntime/core/sys/windows/imagehlp.d | 3 +- libphobos/libdruntime/core/sys/windows/imm.d | 3 +- libphobos/libdruntime/core/sys/windows/intshcut.d | 3 +- libphobos/libdruntime/core/sys/windows/ipexport.d | 3 +- libphobos/libdruntime/core/sys/windows/iphlpapi.d | 3 +- libphobos/libdruntime/core/sys/windows/iprtrmib.d | 3 +- libphobos/libdruntime/core/sys/windows/iptypes.d | 1 + libphobos/libdruntime/core/sys/windows/isguids.d | 2 +- libphobos/libdruntime/core/sys/windows/lm.d | 2 + libphobos/libdruntime/core/sys/windows/lmaccess.d | 3 +- libphobos/libdruntime/core/sys/windows/lmalert.d | 3 +- libphobos/libdruntime/core/sys/windows/lmapibuf.d | 2 +- libphobos/libdruntime/core/sys/windows/lmat.d | 3 +- libphobos/libdruntime/core/sys/windows/lmaudit.d | 3 +- libphobos/libdruntime/core/sys/windows/lmbrowsr.d | 3 +- libphobos/libdruntime/core/sys/windows/lmchdev.d | 3 +- libphobos/libdruntime/core/sys/windows/lmconfig.d | 3 +- libphobos/libdruntime/core/sys/windows/lmcons.d | 5 +- libphobos/libdruntime/core/sys/windows/lmerr.d | 1 + libphobos/libdruntime/core/sys/windows/lmerrlog.d | 5 +- libphobos/libdruntime/core/sys/windows/lmmsg.d | 3 +- libphobos/libdruntime/core/sys/windows/lmremutl.d | 3 +- libphobos/libdruntime/core/sys/windows/lmrepl.d | 3 +- libphobos/libdruntime/core/sys/windows/lmserver.d | 3 +- libphobos/libdruntime/core/sys/windows/lmshare.d | 3 +- libphobos/libdruntime/core/sys/windows/lmsname.d | 3 +- libphobos/libdruntime/core/sys/windows/lmstats.d | 3 +- libphobos/libdruntime/core/sys/windows/lmsvc.d | 3 +- libphobos/libdruntime/core/sys/windows/lmuse.d | 3 +- libphobos/libdruntime/core/sys/windows/lmwksta.d | 3 +- libphobos/libdruntime/core/sys/windows/lzexpand.d | 3 +- libphobos/libdruntime/core/sys/windows/mapi.d | 3 +- libphobos/libdruntime/core/sys/windows/mciavi.d | 3 +- libphobos/libdruntime/core/sys/windows/mcx.d | 3 +- libphobos/libdruntime/core/sys/windows/mgmtapi.d | 3 +- libphobos/libdruntime/core/sys/windows/mmsystem.d | 5 +- libphobos/libdruntime/core/sys/windows/msacm.d | 3 +- libphobos/libdruntime/core/sys/windows/mshtml.d | 27 +- libphobos/libdruntime/core/sys/windows/mswsock.d | 3 +- libphobos/libdruntime/core/sys/windows/nb30.d | 3 +- libphobos/libdruntime/core/sys/windows/nddeapi.d | 3 +- libphobos/libdruntime/core/sys/windows/nspapi.d | 3 +- libphobos/libdruntime/core/sys/windows/ntdef.d | 3 +- libphobos/libdruntime/core/sys/windows/ntdll.d | 3 +- libphobos/libdruntime/core/sys/windows/ntldap.d | 1 + libphobos/libdruntime/core/sys/windows/ntsecapi.d | 1 + libphobos/libdruntime/core/sys/windows/ntsecpkg.d | 1 + libphobos/libdruntime/core/sys/windows/oaidl.d | 3 +- libphobos/libdruntime/core/sys/windows/objbase.d | 3 +- libphobos/libdruntime/core/sys/windows/objfwd.d | 3 +- libphobos/libdruntime/core/sys/windows/objidl.d | 13 +- libphobos/libdruntime/core/sys/windows/objsafe.d | 3 +- libphobos/libdruntime/core/sys/windows/ocidl.d | 13 +- libphobos/libdruntime/core/sys/windows/odbcinst.d | 3 +- libphobos/libdruntime/core/sys/windows/ole.d | 3 +- libphobos/libdruntime/core/sys/windows/ole2.d | 5 +- libphobos/libdruntime/core/sys/windows/oleacc.d | 3 +- libphobos/libdruntime/core/sys/windows/oleauto.d | 13 +- libphobos/libdruntime/core/sys/windows/olectl.d | 9 +- libphobos/libdruntime/core/sys/windows/olectlid.d | 2 +- libphobos/libdruntime/core/sys/windows/oledlg.d | 3 +- libphobos/libdruntime/core/sys/windows/oleidl.d | 7 +- libphobos/libdruntime/core/sys/windows/pbt.d | 3 +- libphobos/libdruntime/core/sys/windows/powrprof.d | 5 +- libphobos/libdruntime/core/sys/windows/prsht.d | 3 +- libphobos/libdruntime/core/sys/windows/psapi.d | 25 +- libphobos/libdruntime/core/sys/windows/rapi.d | 3 +- libphobos/libdruntime/core/sys/windows/ras.d | 3 +- libphobos/libdruntime/core/sys/windows/rasdlg.d | 3 +- libphobos/libdruntime/core/sys/windows/raserror.d | 1 + libphobos/libdruntime/core/sys/windows/rassapi.d | 3 +- libphobos/libdruntime/core/sys/windows/reason.d | 3 +- libphobos/libdruntime/core/sys/windows/regstr.d | 3 +- libphobos/libdruntime/core/sys/windows/richedit.d | 5 +- libphobos/libdruntime/core/sys/windows/richole.d | 9 +- libphobos/libdruntime/core/sys/windows/rpc.d | 1 + libphobos/libdruntime/core/sys/windows/rpcdce.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcdce2.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcdcep.d | 7 +- libphobos/libdruntime/core/sys/windows/rpcndr.d | 7 +- libphobos/libdruntime/core/sys/windows/rpcnsi.d | 5 +- libphobos/libdruntime/core/sys/windows/rpcnsip.d | 3 +- libphobos/libdruntime/core/sys/windows/rpcnterr.d | 1 + libphobos/libdruntime/core/sys/windows/schannel.d | 3 +- libphobos/libdruntime/core/sys/windows/sdkddkver.d | 118 + libphobos/libdruntime/core/sys/windows/secext.d | 3 +- libphobos/libdruntime/core/sys/windows/security.d | 134 +- libphobos/libdruntime/core/sys/windows/servprov.d | 3 +- libphobos/libdruntime/core/sys/windows/setupapi.d | 5 +- libphobos/libdruntime/core/sys/windows/shellapi.d | 3 +- libphobos/libdruntime/core/sys/windows/shldisp.d | 3 +- libphobos/libdruntime/core/sys/windows/shlguid.d | 3 +- libphobos/libdruntime/core/sys/windows/shlobj.d | 21 +- libphobos/libdruntime/core/sys/windows/shlwapi.d | 3 +- libphobos/libdruntime/core/sys/windows/snmp.d | 7 +- libphobos/libdruntime/core/sys/windows/sql.d | 3 +- libphobos/libdruntime/core/sys/windows/sqlext.d | 3 +- libphobos/libdruntime/core/sys/windows/sqltypes.d | 5 +- libphobos/libdruntime/core/sys/windows/sqlucode.d | 3 +- libphobos/libdruntime/core/sys/windows/sspi.d | 1 + .../libdruntime/core/sys/windows/stacktrace.d | 40 +- libphobos/libdruntime/core/sys/windows/stat.d | 1 + libphobos/libdruntime/core/sys/windows/stdc/time.d | 59 + libphobos/libdruntime/core/sys/windows/subauth.d | 3 +- libphobos/libdruntime/core/sys/windows/threadaux.d | 1 + libphobos/libdruntime/core/sys/windows/tlhelp32.d | 3 +- libphobos/libdruntime/core/sys/windows/tmschema.d | 1 + libphobos/libdruntime/core/sys/windows/unknwn.d | 3 +- libphobos/libdruntime/core/sys/windows/uuid.d | 1 + libphobos/libdruntime/core/sys/windows/vfw.d | 1 + libphobos/libdruntime/core/sys/windows/w32api.d | 11 +- libphobos/libdruntime/core/sys/windows/winbase.d | 39 +- libphobos/libdruntime/core/sys/windows/winber.d | 1 + libphobos/libdruntime/core/sys/windows/wincon.d | 3 +- libphobos/libdruntime/core/sys/windows/wincrypt.d | 3 +- libphobos/libdruntime/core/sys/windows/windef.d | 3 +- libphobos/libdruntime/core/sys/windows/windows.d | 1 + libphobos/libdruntime/core/sys/windows/winerror.d | 3 +- libphobos/libdruntime/core/sys/windows/wingdi.d | 7 +- libphobos/libdruntime/core/sys/windows/winhttp.d | 1 + libphobos/libdruntime/core/sys/windows/wininet.d | 236 +- libphobos/libdruntime/core/sys/windows/winioctl.d | 3 +- libphobos/libdruntime/core/sys/windows/winldap.d | 213 +- libphobos/libdruntime/core/sys/windows/winnetwk.d | 3 +- libphobos/libdruntime/core/sys/windows/winnls.d | 3 +- libphobos/libdruntime/core/sys/windows/winnt.d | 149 +- libphobos/libdruntime/core/sys/windows/winperf.d | 1 + libphobos/libdruntime/core/sys/windows/winreg.d | 103 +- libphobos/libdruntime/core/sys/windows/winsock2.d | 1 + libphobos/libdruntime/core/sys/windows/winspool.d | 5 +- libphobos/libdruntime/core/sys/windows/winsvc.d | 3 +- libphobos/libdruntime/core/sys/windows/winuser.d | 7 +- libphobos/libdruntime/core/sys/windows/winver.d | 92 +- libphobos/libdruntime/core/sys/windows/wtsapi32.d | 3 +- libphobos/libdruntime/core/sys/windows/wtypes.d | 7 +- libphobos/libdruntime/core/thread.d | 5732 -------- libphobos/libdruntime/core/thread/context.d | 65 + libphobos/libdruntime/core/thread/fiber.d | 2097 +++ libphobos/libdruntime/core/thread/osthread.d | 2811 ++++ libphobos/libdruntime/core/thread/package.d | 20 + libphobos/libdruntime/core/thread/threadbase.d | 1382 ++ libphobos/libdruntime/core/thread/threadgroup.d | 162 + libphobos/libdruntime/core/thread/types.d | 77 + libphobos/libdruntime/gcc/sections/elf_shared.d | 22 + libphobos/libdruntime/object.d | 95 +- libphobos/libdruntime/rt/aaA.d | 2 +- libphobos/libdruntime/rt/critical_.d | 7 +- libphobos/libdruntime/rt/monitor_.d | 28 +- libphobos/libdruntime/rt/typeinfo/ti_Acdouble.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Acfloat.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Acreal.d | 47 - libphobos/libdruntime/rt/typeinfo/ti_Adouble.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Afloat.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Ag.d | 154 - libphobos/libdruntime/rt/typeinfo/ti_Aint.d | 151 - libphobos/libdruntime/rt/typeinfo/ti_Along.d | 103 - libphobos/libdruntime/rt/typeinfo/ti_Areal.d | 61 - libphobos/libdruntime/rt/typeinfo/ti_Ashort.d | 113 - libphobos/libdruntime/rt/typeinfo/ti_C.d | 75 - libphobos/libdruntime/rt/typeinfo/ti_byte.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_cdouble.d | 74 - libphobos/libdruntime/rt/typeinfo/ti_cent.d | 72 - libphobos/libdruntime/rt/typeinfo/ti_cfloat.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_char.d | 62 - libphobos/libdruntime/rt/typeinfo/ti_creal.d | 74 - libphobos/libdruntime/rt/typeinfo/ti_dchar.d | 62 - libphobos/libdruntime/rt/typeinfo/ti_delegate.d | 63 - libphobos/libdruntime/rt/typeinfo/ti_double.d | 76 - libphobos/libdruntime/rt/typeinfo/ti_float.d | 71 - libphobos/libdruntime/rt/typeinfo/ti_idouble.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_ifloat.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_int.d | 64 - libphobos/libdruntime/rt/typeinfo/ti_ireal.d | 27 - libphobos/libdruntime/rt/typeinfo/ti_long.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_n.d | 58 - libphobos/libdruntime/rt/typeinfo/ti_ptr.d | 65 - libphobos/libdruntime/rt/typeinfo/ti_real.d | 67 - libphobos/libdruntime/rt/typeinfo/ti_short.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_ubyte.d | 70 - libphobos/libdruntime/rt/typeinfo/ti_ucent.d | 71 - libphobos/libdruntime/rt/typeinfo/ti_uint.d | 64 - libphobos/libdruntime/rt/typeinfo/ti_ulong.d | 73 - libphobos/libdruntime/rt/typeinfo/ti_ushort.d | 60 - libphobos/libdruntime/rt/typeinfo/ti_void.d | 65 - libphobos/libdruntime/rt/typeinfo/ti_wchar.d | 62 - libphobos/libdruntime/rt/util/typeinfo.d | 517 + libphobos/src/MERGE | 2 +- libphobos/src/std/datetime/systime.d | 32 +- libphobos/src/std/file.d | 23 +- libphobos/src/std/stdio.d | 602 +- libphobos/testsuite/libphobos.phobos/phobos.exp | 8 +- .../libphobos.phobos_shared/phobos_shared.exp | 8 +- .../testsuite/libphobos.thread/fiber_guard_page.d | 9 +- libsanitizer/ChangeLog | 6 + libsanitizer/lsan/Makefile.am | 3 +- libsanitizer/lsan/Makefile.in | 6 +- libstdc++-v3/ChangeLog | 240 + libstdc++-v3/config/os/aix/ctype_inline.h | 12 +- libstdc++-v3/doc/html/index.html | 6 +- libstdc++-v3/doc/html/manual/index.html | 4 +- libstdc++-v3/doc/html/manual/intro.html | 2 +- libstdc++-v3/doc/html/manual/status.html | 124 +- libstdc++-v3/doc/xml/manual/status_cxx2017.xml | 216 + libstdc++-v3/include/Makefile.am | 13 + libstdc++-v3/include/Makefile.in | 13 + libstdc++-v3/include/bits/basic_string.h | 29 + libstdc++-v3/include/bits/string_view.tcc | 26 +- .../include/experimental/bits/numeric_traits.h | 567 + libstdc++-v3/include/experimental/bits/simd.h | 5051 +++++++ .../include/experimental/bits/simd_builtin.h | 2949 ++++ .../include/experimental/bits/simd_converter.h | 354 + .../include/experimental/bits/simd_detail.h | 306 + .../include/experimental/bits/simd_fixed_size.h | 2066 +++ libstdc++-v3/include/experimental/bits/simd_math.h | 1500 ++ libstdc++-v3/include/experimental/bits/simd_neon.h | 519 + libstdc++-v3/include/experimental/bits/simd_ppc.h | 123 + .../include/experimental/bits/simd_scalar.h | 772 ++ libstdc++-v3/include/experimental/bits/simd_x86.h | 5169 +++++++ .../experimental/bits/simd_x86_conversions.h | 2029 +++ libstdc++-v3/include/experimental/simd | 70 + libstdc++-v3/include/std/string_view | 15 + libstdc++-v3/include/std/version | 9 +- libstdc++-v3/scripts/check_simd | 75 + libstdc++-v3/scripts/create_testsuite_files | 6 +- libstdc++-v3/src/c++11/Makefile.am | 4 +- libstdc++-v3/src/c++11/Makefile.in | 4 +- libstdc++-v3/src/c++17/Makefile.in | 4 +- .../testsuite/20_util/unique_ptr/io/lwg2948.cc | 2 + .../basic_string/operations/contains/char/1.cc | 65 + .../basic_string/operations/contains/wchar_t/1.cc | 65 + .../basic_string/operations/starts_with/char/1.cc | 2 +- .../operations/starts_with/wchar_t/1.cc | 2 +- .../operations/contains/char/1.cc | 57 + .../operations/contains/char/2.cc | 27 + .../operations/contains/wchar_t/1.cc | 51 + .../27_io/basic_stringstream/cons/char/1.cc | 2 +- .../atomic_flag/test_and_set/explicit-hle.cc | 2 +- libstdc++-v3/testsuite/Makefile.am | 18 +- libstdc++-v3/testsuite/Makefile.in | 18 +- libstdc++-v3/testsuite/experimental/simd/driver.sh | 249 + .../experimental/simd/generate_makefile.sh | 262 + .../experimental/simd/standard_abi_usable.cc | 64 + .../experimental/simd/standard_abi_usable_2.cc | 4 + .../testsuite/experimental/simd/tests/abs.cc | 41 + .../experimental/simd/tests/algorithms.cc | 30 + .../experimental/simd/tests/bits/conversions.h | 184 + .../experimental/simd/tests/bits/make_vec.h | 59 + .../experimental/simd/tests/bits/mathreference.h | 160 + .../experimental/simd/tests/bits/metahelpers.h | 164 + .../experimental/simd/tests/bits/simd_view.h | 121 + .../experimental/simd/tests/bits/test_values.h | 383 + .../testsuite/experimental/simd/tests/bits/ulp.h | 101 + .../experimental/simd/tests/bits/verify.h | 353 + .../testsuite/experimental/simd/tests/broadcast.cc | 104 + .../testsuite/experimental/simd/tests/casts.cc | 169 + .../experimental/simd/tests/fpclassify.cc | 106 + .../testsuite/experimental/simd/tests/frexp.cc | 85 + .../testsuite/experimental/simd/tests/generator.cc | 58 + .../experimental/simd/tests/hypot3_fma.cc | 151 + .../experimental/simd/tests/integer_operators.cc | 218 + .../simd/tests/ldexp_scalbn_scalbln_modf.cc | 169 + .../testsuite/experimental/simd/tests/loadstore.cc | 229 + .../testsuite/experimental/simd/tests/logarithm.cc | 83 + .../experimental/simd/tests/mask_broadcast.cc | 67 + .../experimental/simd/tests/mask_conversions.cc | 113 + .../experimental/simd/tests/mask_implicit_cvt.cc | 102 + .../experimental/simd/tests/mask_loadstore.cc | 161 + .../experimental/simd/tests/mask_operator_cvt.cc | 111 + .../experimental/simd/tests/mask_operators.cc | 57 + .../experimental/simd/tests/mask_reductions.cc | 226 + .../testsuite/experimental/simd/tests/math_1arg.cc | 107 + .../testsuite/experimental/simd/tests/math_2arg.cc | 79 + .../experimental/simd/tests/operator_cvt.cc | 1072 ++ .../testsuite/experimental/simd/tests/operators.cc | 297 + .../experimental/simd/tests/reductions.cc | 97 + .../testsuite/experimental/simd/tests/remqo.cc | 70 + .../testsuite/experimental/simd/tests/simd.cc | 46 + .../testsuite/experimental/simd/tests/sincos.cc | 44 + .../experimental/simd/tests/split_concat.cc | 183 + .../testsuite/experimental/simd/tests/splits.cc | 38 + .../experimental/simd/tests/trigonometric.cc | 41 + .../experimental/simd/tests/trunc_ceil_floor.cc | 109 + .../testsuite/experimental/simd/tests/where.cc | 136 + .../testsuite/libstdc++-dg/conformance.exp | 18 +- 1166 files changed, 71976 insertions(+), 27127 deletions(-) create mode 100644 gcc/config/rs6000/fusion.md create mode 100755 gcc/config/rs6000/genfusion.pl create mode 100644 gcc/testsuite/c-c++-common/gomp/task-detach-1.c create mode 100644 gcc/testsuite/c-c++-common/gomp/task-detach-2.c create mode 100644 gcc/testsuite/g++.dg/abi/mangle76.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas19.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype-71879.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/inh-ctor36.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept62.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept63.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept64.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/this2.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-98672.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction77.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/inh-ctor39.C create mode 100644 gcc/testsuite/g++.dg/cpp23/cplusplus.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-generic9.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address10.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address8.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address9.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/using-enum-7.C create mode 100644 gcc/testsuite/g++.dg/gomp/task-detach-1.C create mode 100644 gcc/testsuite/g++.dg/init/elide7.C create mode 100644 gcc/testsuite/g++.dg/ipa/pr98690.C create mode 100644 gcc/testsuite/g++.dg/lookup/using64.C create mode 100644 gcc/testsuite/g++.dg/lookup/using65.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98770_a.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98770_b.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_a.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_b.H create mode 100644 gcc/testsuite/g++.dg/modules/pr98843_c.C create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1.h create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1_b.C create mode 100644 gcc/testsuite/g++.dg/parse/access12.C create mode 100644 gcc/testsuite/g++.dg/parse/error63.C create mode 100644 gcc/testsuite/g++.dg/pr97627.C create mode 100644 gcc/testsuite/g++.dg/pr98330.C create mode 100644 gcc/testsuite/g++.dg/template/access34.C create mode 100644 gcc/testsuite/g++.dg/template/access35.C create mode 100644 gcc/testsuite/g++.dg/template/deduce8.C create mode 100644 gcc/testsuite/g++.dg/template/friend68.C create mode 100644 gcc/testsuite/g++.dg/template/friend69.C create mode 100644 gcc/testsuite/g++.dg/template/pr97399.C create mode 100644 gcc/testsuite/g++.dg/torture/pr97474.C create mode 100644 gcc/testsuite/g++.dg/ubsan/pr95693.C create mode 100644 gcc/testsuite/g++.dg/warn/Warray-bounds15.C create mode 100644 gcc/testsuite/g++.dg/warn/Wfree-nonheap-object-5.C create mode 100644 gcc/testsuite/g++.dg/warn/Wnonnull10.C create mode 100644 gcc/testsuite/g++.dg/warn/Wnonnull9.C create mode 100644 gcc/testsuite/g++.dg/warn/effc5.C create mode 100644 gcc/testsuite/g++.target/i386/avx512f-pr96891-1.C create mode 100644 gcc/testsuite/g++.target/i386/pr98847.C create mode 100644 gcc/testsuite/g++.target/s390/pr98722.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr98849.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98681.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98727.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98853-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98853-2.c create mode 100644 gcc/testsuite/gcc.dg/Wfree-nonheap-object-4.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-CVE-2019-19078-usb-leak.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-misuses.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/combined-conditionals-1.c create mode 100644 gcc/testsuite/gcc.dg/gomp/task-detach-1.c create mode 100644 gcc/testsuite/gcc.dg/ipa/pr98222.c create mode 100644 gcc/testsuite/gcc.dg/pr90248.c create mode 100644 gcc/testsuite/gcc.dg/pr96674.c create mode 100644 gcc/testsuite/gcc.dg/pr98255.c create mode 100644 gcc/testsuite/gcc.dg/pr98330.c create mode 100644 gcc/testsuite/gcc.dg/pr98331.c create mode 100644 gcc/testsuite/gcc.dg/pr98721-1.c create mode 100644 gcc/testsuite/gcc.dg/pr98721-2.c create mode 100644 gcc/testsuite/gcc.dg/pr98766.c create mode 100644 gcc/testsuite/gcc.dg/pr98793.c create mode 100644 gcc/testsuite/gcc.dg/pr98807.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98758.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98773.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98786.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr47059.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr97260.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-pr98854.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr97701.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vaddlv_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr98535.c create mode 100644 gcc/testsuite/gcc.target/arm/pr98636.c create mode 100644 gcc/testsuite/gcc.target/i386/20051216-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr96891-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96271.c create mode 100644 gcc/testsuite/gcc.target/i386/pr97684.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98694.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98833.c create mode 100644 gcc/testsuite/gcc.target/powerpc/builtins-1-p10-runnable.c create mode 100644 gcc/testsuite/gcc.target/powerpc/float128-longdouble-math.c create mode 100644 gcc/testsuite/gcc.target/powerpc/float128-longdouble-stdio.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.p8.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.p9.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.h create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.p8.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.p9.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr91903.c create mode 100644 gcc/testsuite/gcc.target/riscv/attribute-18.c create mode 100644 gcc/testsuite/gcc.target/riscv/pr98777.c create mode 100644 gcc/testsuite/gdc.test/compilable/imports/test15371.d create mode 100644 gcc/testsuite/gdc.test/compilable/test15371.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail18143.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail18719.d create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.c create mode 100644 gcc/testsuite/gfortran.dg/ISO_Fortran_binding_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_57.f90 create mode 100644 gcc/testsuite/gfortran.dg/associated_target_7.f90 create mode 100644 gcc/testsuite/gfortran.dg/charlen_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/elemental_assignment_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/elemental_function_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr86470.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/use_device_ptr-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/interface_assignment_7.f90 create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr70070.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr97673.f90 create mode 100644 gcc/testsuite/gfortran.dg/proc_ptr_52.f90 create mode 100644 gcc/testsuite/gnat.dg/asan1.adb create mode 100644 gcc/testsuite/gnat.dg/asan1_pkg.ads create mode 100644 gcc/testsuite/gnat.dg/thunk2.adb create mode 100644 gcc/testsuite/gnat.dg/thunk2.ads create mode 100644 gcc/testsuite/gnat.dg/thunk2_pkg.ads create mode 100644 libgo/go/go/build/constraint/expr.go create mode 100644 libgo/go/go/build/constraint/expr_test.go rename libgo/go/go/build/testdata/withvendor/src/a/{ => vendor}/c/d/d.go (100%) create mode 100644 libgo/go/internal/execabs/execabs.go create mode 100644 libgo/go/internal/execabs/execabs_test.go create mode 100644 libgo/go/os/signal/signal_linux_test.go copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/a (100%) copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/b (100%) copy gcc/config/bpf/t-bpf => libgo/go/os/testdata/dirfs/dir/x (100%) create mode 100644 libgo/go/runtime/metrics/example_test.go create mode 100644 libgo/go/runtime/testdata/testwinsignal/main.go delete mode 100644 libgo/go/syscall/exec_darwin.go create mode 100644 libgo/go/syscall/mkasm.go delete mode 100644 libgo/go/syscall/mkasm_darwin.go create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-1.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-2.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-3.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-4.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-5.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-6.c create mode 100644 libgomp/testsuite/libgomp.fortran/is_device_ptr-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-2.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-3.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-4.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-5.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-6.f90 create mode 100644 libphobos/libdruntime/core/sys/bionic/err.d create mode 100644 libphobos/libdruntime/core/sys/darwin/err.d create mode 100644 libphobos/libdruntime/core/sys/darwin/ifaddrs.d create mode 100644 libphobos/libdruntime/core/sys/darwin/mach/nlist.d create mode 100644 libphobos/libdruntime/core/sys/darwin/mach/stab.d create mode 100644 libphobos/libdruntime/core/sys/darwin/sys/attr.d create mode 100644 libphobos/libdruntime/core/sys/dragonflybsd/err.d create mode 100644 libphobos/libdruntime/core/sys/freebsd/err.d create mode 100644 libphobos/libdruntime/core/sys/linux/err.d create mode 100644 libphobos/libdruntime/core/sys/netbsd/err.d create mode 100644 libphobos/libdruntime/core/sys/openbsd/err.d create mode 100644 libphobos/libdruntime/core/sys/posix/locale.d create mode 100644 libphobos/libdruntime/core/sys/posix/stdc/time.d create mode 100644 libphobos/libdruntime/core/sys/posix/string.d create mode 100644 libphobos/libdruntime/core/sys/posix/strings.d mode change 100644 => 100755 libphobos/libdruntime/core/sys/posix/sys/ioccom.d mode change 100644 => 100755 libphobos/libdruntime/core/sys/posix/sys/ttycom.d create mode 100644 libphobos/libdruntime/core/sys/solaris/err.d create mode 100644 libphobos/libdruntime/core/sys/windows/sdkddkver.d create mode 100644 libphobos/libdruntime/core/sys/windows/stdc/time.d delete mode 100644 libphobos/libdruntime/core/thread.d create mode 100644 libphobos/libdruntime/core/thread/context.d create mode 100644 libphobos/libdruntime/core/thread/fiber.d create mode 100644 libphobos/libdruntime/core/thread/osthread.d create mode 100644 libphobos/libdruntime/core/thread/package.d create mode 100644 libphobos/libdruntime/core/thread/threadbase.d create mode 100644 libphobos/libdruntime/core/thread/threadgroup.d create mode 100644 libphobos/libdruntime/core/thread/types.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acdouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acfloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Acreal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Adouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Afloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Ag.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Aint.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Along.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Areal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_Ashort.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_C.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_byte.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cdouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cent.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_cfloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_char.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_creal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_dchar.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_delegate.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_double.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_float.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_idouble.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ifloat.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_int.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ireal.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_long.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_n.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ptr.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_real.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_short.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ubyte.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ucent.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_uint.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ulong.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_ushort.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_void.d delete mode 100644 libphobos/libdruntime/rt/typeinfo/ti_wchar.d create mode 100644 libstdc++-v3/include/experimental/bits/numeric_traits.h create mode 100644 libstdc++-v3/include/experimental/bits/simd.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_builtin.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_converter.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_detail.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_fixed_size.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_math.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_neon.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_ppc.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_scalar.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_x86.h create mode 100644 libstdc++-v3/include/experimental/bits/simd_x86_conversions.h create mode 100644 libstdc++-v3/include/experimental/simd create mode 100755 libstdc++-v3/scripts/check_simd create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string/operations/conta [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string/operations/conta [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100644 libstdc++-v3/testsuite/21_strings/basic_string_view/operations/ [...] create mode 100755 libstdc++-v3/testsuite/experimental/simd/driver.sh create mode 100755 libstdc++-v3/testsuite/experimental/simd/generate_makefile.sh create mode 100644 libstdc++-v3/testsuite/experimental/simd/standard_abi_usable.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/standard_abi_usable_2.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/abs.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/algorithms.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/conversions.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/make_vec.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/mathreference.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/metahelpers.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/simd_view.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/test_values.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/ulp.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/bits/verify.h create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/broadcast.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/casts.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/fpclassify.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/frexp.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/generator.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/hypot3_fma.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/integer_operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/ldexp_scalbn_sca [...] create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/loadstore.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/logarithm.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_broadcast.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_conversions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_implicit_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_loadstore.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_operator_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/mask_reductions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/math_1arg.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/math_2arg.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/operator_cvt.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/operators.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/reductions.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/remqo.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/simd.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/sincos.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/split_concat.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/splits.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/trigonometric.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/trunc_ceil_floor.cc create mode 100644 libstdc++-v3/testsuite/experimental/simd/tests/where.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (e403a898b5 -> 4ebf566ea5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/binutils-gdb. from e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. adds 0e7620dcdc sim: bfin: delete accidental ADI copyright adds a75a6a4164 [GOLD] powerpc assertion failure adds 30845f113a PowerPC use_local_plt adds 0c4e2c6c88 [gdb/testsuite] Fix gdb.arch/i386-mpx.exp with -m32 adds 1485212328 [gdb/testsuite] Fix gdb.base/step-over-syscall.exp with -m32 adds c98de297b3 libctf, ld: fix data symbol test with newer GCC adds e05a3e5a49 libctf: lookup_by_name: do not return success for nonexisten [...] adds 26503e2f5e libctf, create: fix ctf_type_add of structs with unnamed members adds ccbe4c82d5 Use gdb::array_view for setting value bytes in trad-frame adds c65ca138c4 sim: ppc: update version script usage adds bdec2917b1 Convert some frame functions to use gdb::array_view. adds a9a87d3525 trad-frame cleanups adds 1c3b85ad28 use DISABLE_COPY_AND_ASSIGN in switch_thru_all_uis adds 11321a0505 Automatic date update in version.in adds 8bd10d6b16 PowerPC64 synthetic symbols adds 4bd7c90276 PowerPC: Don't generate unused section symbols adds 037e8112b9 [gdb/server] Don't overwrite fs/gs_base with -m32 adds 6f52fdf404 Fix a few stap parser issues and add a new test for probe ex [...] adds 1402665c8f [gdb/testsuite] Skip gdb.rust/*.exp for target board unix/-m32 adds 7c794afd54 [gdb/testsuite] Fix gdb.python/py-format-string.exp with -m32 adds 6571ffc620 gdb/testsuite: add links for handled control sequences in li [...] adds c3e96aa78f gdb/testsuite: rename _cur_x/_cur_y to _cur_col/_cur_row in [...] adds 3f0781f389 Automatic date update in version.in adds a6c11cbb14 gdb/remote.c: address conflicting enum and method name adds 6bd434d6ca gdb: make some variables static adds 17e593e966 gdb/dwarf: add some logging in dwarf2/read.c adds de53369b2e gdb/dwarf: add assertion in maybe_queue_comp_unit adds f9e9ba90b3 gdb/testsuite: use multi_line in gdb.base/skip.exp adds d4dd4fca16 gdb: change debug_bfd_cache to bool adds c78eec4424 mips XPASS pr26936 adds 498ff0328f PR27218, memory access violation in dwarf2dbg.c adds be07043ea8 PR27221, 058430b4a1 warnings while assembling the Linux kernel adds 7cb6d92a3f gdb: convert arm to new-style debug macros adds 325d39e4e0 Add Python support for hardware breakpoints adds a72d0f3d69 gdb/doc: reorder and group sections relating to aliases adds 730af66356 gdb/testsuite: improve logging in lib/tuiterm.exp adds 439706e6a9 gdb: use interruptible_select when connecting to a remote adds 1e15fcac94 gdb: convert bfd-cache to new-style debug macros adds d3abc0cee0 gdb: remove unused f77_array_offset_tbl from f-valprint.c adds a59902a7c1 gdb: convert auto-load to new-style debug macros adds d5d24e12f9 Fix build errors for armhf adds cd211c75cb Handle additional connection error adds e534c7e8c4 Automatic date update in version.in adds c651f0a614 MAINTAINERS: Update my e-mail address adds cc4bc93e52 gdb/doc: down case contents of @var adds fe461d2f70 gdb/doc: move @menu to the end of the node adds 5b7d941b90 gdb: add owner-related methods to struct type adds 3062502019 gdb: remove TYPE_OBJFILE_OWNED macro adds 344e9841d9 gdb: remove TYPE_OBJFILE macro adds baf2b57f18 gdb: move set remote commands to remote.c adds cda09ec9f9 gdb: move remote_debug to remote.{h,c} adds 02349803fc gdb: change remote_debug to bool adds 2189c31265 gdb: add remote_debug_printf adds d8c4766d31 gdb/doc: don't rely on @menu item within the docs adds e7b430724d gdb: don't print escape characters when a style is disabled adds 9d2d8a16e1 gdb: add new version style adds 0ac85db529 gdb/testsuite: eliminate gdb_suppress_tests mechanism adds 705646c074 Fix expected output of gdb.base/line65535.exp with dwarf-5 adds e753591581 Automatic date update in version.in adds 1af4c9c420 Disable bracketed paste mode in GDB tests adds ef45cb65a7 Use readline's variant of Windows patch adds d3ee35dbf7 Improve gdb_tilde_expand logic. adds dd5ca05f47 gdb: fix regression in copy_type_recursive adds c99d72de18 Automatic date update in version.in adds 9f7f6cb8d2 Remove call to reset from compile_to_object adds 18454c151f DWARF-5: Fix parsing DWARF-5 line number tables adds 3637a558a5 Use std::vector for "registers_used" in compile feature adds b10bae1875 Avoid crash when "compile" expression uses cooked register adds 68fcee4fa7 PR27228, .reloc wrong symbol emitted for undefined local symbol adds 9b351c9bc9 Minor updates to the 'how to make a release' document adds eea133e655 gas: Add a testcase for PR gas/27228 adds 940d0202fd DWARF-5: Ignore empty range in DWARF-5 line number tables adds 123b18bf62 Automatic date update in version.in adds b8df69003d Update linker scripts with the names of new DWARF-5 debug sections. adds 04de9f3e31 gdb/doc: move @menu blocks to the end of their enclosing @node adds 9e42b97628 Add some more DWARF-5 sections adds acd6125f01 Add test case for symbol menu for local enumerators adds 191849105b Specially handle array contexts in Ada expression resolution adds a625a8c9eb Fix fixed-point regression with recent GCC adds f3bdc2dbb9 gdb/docs: add parentheses in Python examples using print adds 9f6c202e57 [gdb/symtab] Handle DW_AT_ranges with DW_FORM_sec_off in par [...] adds 01a01e0ab3 Automatic date update in version.in adds d0021af39c [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 adds 4ca40594f9 [gdb/testsuite] Fix gdb.threads/killed-outside.exp with -m32 adds d56834cbfb arc: Log "pc" value in "arc_skip_prologue" adds e37709f090 Fix thinko in objcopy's memory freeing code. adds ac3571d941 Fix the date for the last entry in gdb/ChangeLog adds d0cc52bdf2 gdb: Add default reggroups for ARC adds 4287950e54 pr27228 testcase adds 9886ff0319 gas byte test adds a45ef9a30b gas testsuite tidy adds 1c9c9b9b55 PR27226, ld.bfd contains huge .rodata section adds c3ffb8f340 Segmentation fault i386-gen adds 4cb1265b3f bfd: add elfcore_write_file_note adds 4ef367bffd Use debug_prefixed_printf_cond in windows-nat.c adds 1f583bc2fc nios2: Don't disable relaxation with --gdwarf-N adds c22788d614 Automatic date update in version.in adds 2eda57ef61 ld: Fix a typo in testsuite/ld-x86-64/bnd-plt-1.d adds 67965ba289 Simplify the code at the end of objcopy's main() function. adds f04ce15e83 ld: depend on libctf adds bb3c2d4d94 Remove extra space after @pxref in gdb.texinfo adds 807f647cac GDB: aarch64: Add ability to displaced step over a BR/BLR in [...] adds 59b59f08f6 Avoid use after free with logging and debug redirect. adds 07b8b9e7c5 Automatic date update in version.in adds 22efa3d307 [gdb/testsuite] Fix ERROR in gdb.dwarf2/dw2-out-of-range-end [...] adds 2f985dd1ac [gdb/testsuite] Fix gdb.ada/out_of_line_in_inlined.exp with [...] adds def97fb945 PR27259, SHF_LINK_ORDER self-link adds 2a7f6487d0 [gdb/breakpoints] Fix longjmp master breakpoint with separat [...] adds 24cf63899b gdb: update comment for execute_command_to_string adds 47918cca26 gdb/testsuite: unset XDG_CONFIG_HOME adds 0318cca493 gold: Skip address size and segment selector for DWARF5 adds a7ad3cb1ff Fix binutils tools so that they can cope with the special /d [...] adds 53e556e5b4 ld: Add a test for PR ld/27259 adds cc3edc5274 Improve windres's handling of pathnames containing special c [...] adds 6ac373717c gdb: rename type::{arch,objfile} -> type::{arch_owner,objfil [...] adds 8ee511afd8 gdb: rename get_type_arch to type::arch adds c47b145e1a [gdb/testsuite] Fix g0 search in gdb.arch/i386-sse-stack-align.exp adds cdeba395cf [gdb/testsuite] Fix gdb.arch/i386-gnu-cfi.exp adds f237f998d1 gdb/tui: remove special handling of locator/status window adds 0f93c3a25b gdb: remove unneeded switch_to_thread from thr_try_catch_cmd new 986dbd541a Automatic date update in version.in new c4566785ac PR27271, c6x-uclinux-ld segfaults linking ld-uClibc-1.0.37.so new 620ec3caae [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 a [...] new ebde6f2ddc [gdb/breakpoint] Fix stepping past non-stmt line-table entries new 6efcd6f329 Automatic date update in version.in new 008a02e36d sim: readd myself as a maintainer new 481fac96bd sim: common: sort nltvals.def new f4dd74915b sim: hw: replace fgets with getline new 88f68ee277 sim: m68hc11: stop making hardware conditional new 18d4b488f4 sim: profile: fix bucketing with 64-bit targets new d4e3adda12 sim: watchpoints: change sizeof_pc to sizeof(sim_cia) new ee64caae5b sim: m68hc11: include stdlib.h for prototypes new fb8d4e59af sim: m68hc11: tweak printf-style funcs new b9e016f517 sim: m68hc11: localize a few functions new 683b8d961e sim: m68hc11: fix printf size warnings new ca51543cf5 Automatic date update in version.in new 9a7ba4aa0e sim: common: change gennltvals helper to Python new 3c811346e9 sim: moxie: cleanup build warnings new 44b30b7f0e sim: v850: fix handling of SYS_times new 5f05936d9b sim: v850: cleanup build warnings new 5bc4f5ca15 sim: cgen-accfp: Fix pointer sign warnings new ba2f0de216 sim: bpf/or1k: fix CGEN_TRACE_EXTRACT name new bccec180ce sim: bpf: fix mainloop extract call new 6451541244 sim: cgen-trace: tweak printf call new 4ebf566ea5 Automatic date update in version.in The 25 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 5 + Makefile.def | 1 + Makefile.in | 1 + bfd/ChangeLog | 93 + bfd/compress.c | 3 +- bfd/dwarf2.c | 5 +- bfd/elf-bfd.h | 2 + bfd/elf-linker-x86.h | 3 + bfd/elf.c | 8 + bfd/elf32-ft32.c | 3 +- bfd/elf32-i386.c | 36 + bfd/elf32-ppc.c | 55 +- bfd/elf64-ppc.c | 83 +- bfd/elf64-x86-64.c | 33 + bfd/elflink.c | 34 +- bfd/elfxx-x86.c | 50 +- bfd/elfxx-x86.h | 4 + bfd/version.h | 2 +- binutils/ChangeLog | 33 + binutils/MAINTAINERS | 2 +- binutils/README-how-to-make-a-release | 24 +- binutils/bucomm.c | 15 + binutils/elfedit.c | 14 + binutils/objcopy.c | 33 +- binutils/readelf.c | 4 +- binutils/windres.c | 31 +- gas/ChangeLog | 109 + gas/config/tc-i386.c | 3 + gas/config/tc-nios2.c | 4 - gas/dwarf2dbg.c | 33 +- gas/testsuite/gas/all/byte.d | 4 - gas/testsuite/gas/all/byte.l | 3 - gas/testsuite/gas/all/byte.s | 2 - gas/testsuite/gas/all/gas.exp | 5 - gas/testsuite/gas/all/local-label-overflow.d | 5 +- gas/testsuite/gas/all/none.d | 2 +- gas/testsuite/gas/all/sleb128-2.d | 2 +- gas/testsuite/gas/all/sleb128-4.d | 3 +- gas/testsuite/gas/all/sleb128-5.d | 2 +- gas/testsuite/gas/all/sleb128-7.d | 2 +- gas/testsuite/gas/all/sleb128-9.d | 2 +- gas/testsuite/gas/all/string.d | 2 +- gas/testsuite/gas/elf/bignums.d | 2 +- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/elf/dwarf2-20.d | 4 - gas/testsuite/gas/elf/elf.exp | 6 +- gas/testsuite/gas/elf/group0c.d | 2 +- gas/testsuite/gas/elf/group1a.d | 2 +- gas/testsuite/gas/elf/missing-build-notes.d | 2 +- gas/testsuite/gas/elf/pr27228.d | 10 + gas/testsuite/gas/elf/pr27228.s | 5 + gas/testsuite/gas/elf/section-symbol-redef.d | 2 +- gas/testsuite/gas/elf/section0.d | 2 +- gas/testsuite/gas/elf/section1.d | 2 +- gas/testsuite/gas/elf/section10.d | 2 +- gas/testsuite/gas/elf/section11.d | 4 +- gas/testsuite/gas/elf/section15.d | 2 +- gas/testsuite/gas/elf/section4.d | 2 +- gas/testsuite/gas/elf/section6.d | 2 +- gas/testsuite/gas/elf/section7.d | 2 +- gas/testsuite/gas/elf/symtab.d | 4 +- gas/testsuite/gas/elf/symtab.s | 2 +- gas/testsuite/gas/elf/warn-2.s | 7 - gas/testsuite/gas/i386/i386.exp | 1 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/m68hc11/indexed12.d | 4 - gas/testsuite/gas/macros/irp.d | 2 +- gas/testsuite/gas/macros/repeat.d | 2 +- gas/testsuite/gas/macros/rept.d | 2 +- gas/testsuite/gas/macros/test2.d | 2 +- gas/testsuite/gas/macros/test3.d | 1 - gas/testsuite/gas/macros/vararg.d | 2 +- gas/testsuite/gas/nios2/relax.d | 25 + gas/testsuite/gas/nios2/relax.s | 5 + gas/testsuite/gas/ppc/power4.d | 1 - gas/testsuite/gas/ppc/test1elf32.d | 1 - gas/testsuite/gas/ppc/test1elf64.d | 1 - gas/write.c | 4 +- gdb/ChangeLog | 586 +++ gdb/MAINTAINERS | 4 +- gdb/Makefile.in | 3 + gdb/NEWS | 5 + gdb/aarch64-linux-tdep.c | 16 +- gdb/aarch64-tdep.c | 73 +- gdb/ada-lang.c | 31 +- gdb/ada-valprint.c | 2 +- gdb/alpha-mdebug-tdep.c | 4 +- gdb/alpha-tdep.c | 8 +- gdb/amd64-fbsd-tdep.c | 2 +- gdb/amd64-linux-tdep.c | 4 +- gdb/amd64-obsd-tdep.c | 2 +- gdb/arc-linux-tdep.c | 4 +- gdb/arc-tdep.c | 24 +- gdb/arch/aarch64-insn.h | 9 + gdb/arm-linux-tdep.c | 2 +- gdb/arm-tdep.c | 50 +- gdb/auto-load.c | 148 +- gdb/auto-load.h | 13 +- gdb/avr-tdep.c | 6 +- gdb/breakpoint.c | 184 +- gdb/c-lang.c | 8 +- gdb/c-typeprint.c | 2 +- gdb/c-valprint.c | 8 +- gdb/cli/cli-cmds.c | 36 - gdb/cli/cli-interp.c | 8 + gdb/cli/cli-style.c | 17 +- gdb/cli/cli-style.h | 6 +- gdb/coffread.c | 4 +- gdb/compile/compile-c-support.c | 8 +- gdb/compile/compile-c-symbols.c | 13 +- gdb/compile/compile-c-types.c | 12 +- gdb/compile/compile-c.h | 2 +- gdb/compile/compile-cplus-types.c | 6 +- gdb/compile/compile-internal.h | 3 +- gdb/compile/compile-loc2c.c | 30 +- gdb/compile/compile.c | 12 +- gdb/compile/compile.h | 4 +- gdb/copyright.py | 2 +- gdb/cp-valprint.c | 2 +- gdb/cris-tdep.c | 11 +- gdb/csky-tdep.c | 4 +- gdb/doc/ChangeLog | 54 + gdb/doc/gdb.texinfo | 490 +-- gdb/doc/python.texi | 22 +- gdb/dwarf2/loc.c | 12 +- gdb/dwarf2/loc.h | 2 +- gdb/dwarf2/read.c | 85 +- gdb/f-array-walker.h | 4 +- gdb/f-lang.c | 6 +- gdb/f-typeprint.c | 7 +- gdb/f-valprint.c | 7 +- gdb/findvar.c | 4 +- gdb/frame.c | 20 +- gdb/frame.h | 16 +- gdb/frv-tdep.c | 2 +- gdb/gdb_bfd.c | 70 +- gdb/gdbarch.c | 2 +- gdb/gdbcmd.h | 9 +- gdb/gdbtypes.c | 124 +- gdb/gdbtypes.h | 84 +- gdb/gnu-v2-abi.c | 2 +- gdb/gnu-v3-abi.c | 22 +- gdb/go-valprint.c | 2 +- gdb/guile/scm-pretty-print.c | 2 +- gdb/guile/scm-type.c | 4 +- gdb/guile/scm-value.c | 2 +- gdb/hppa-tdep.c | 26 +- gdb/i386-fbsd-tdep.c | 16 +- gdb/i386-gnu-tdep.c | 2 +- gdb/i386-linux-tdep.c | 10 +- gdb/i386-netbsd-tdep.c | 2 +- gdb/i386-obsd-tdep.c | 2 +- gdb/i386-tdep.c | 12 +- gdb/i387-tdep.c | 6 +- gdb/ia64-tdep.c | 6 +- gdb/infcall.c | 2 +- gdb/infrun.c | 35 +- gdb/language.c | 4 +- gdb/linux-nat.c | 2 +- gdb/linux-tdep.c | 8 +- gdb/linux-thread-db.c | 11 +- gdb/lm32-tdep.c | 4 +- gdb/m2-valprint.c | 4 +- gdb/m32r-linux-tdep.c | 10 +- gdb/m32r-tdep.c | 4 +- gdb/m68hc11-tdep.c | 4 +- gdb/m68k-linux-tdep.c | 2 +- gdb/m68k-tdep.c | 6 +- gdb/main.c | 16 +- gdb/maint-test-options.c | 2 +- gdb/mep-tdep.c | 2 +- gdb/mi/mi-cmds.c | 5 +- gdb/mips-tdep.c | 40 +- gdb/nat/amd64-linux-siginfo.c | 13 + gdb/nat/linux-osdata.c | 2 +- gdb/nat/windows-nat.c | 24 +- gdb/p-valprint.c | 2 +- gdb/parse.c | 7 +- gdb/ppc-fbsd-tdep.c | 4 +- gdb/ppc-netbsd-tdep.c | 2 +- gdb/ppc-obsd-tdep.c | 4 +- gdb/printcmd.c | 13 +- gdb/progspace.c | 2 +- gdb/python/py-breakpoint.c | 8 +- gdb/python/py-param.c | 7 +- gdb/python/py-prettyprint.c | 2 +- gdb/python/py-record-btrace.c | 2 +- gdb/python/py-record.c | 2 +- gdb/python/py-type.c | 10 +- gdb/record.c | 2 +- gdb/regcache.c | 2 +- gdb/registry.h | 2 +- gdb/remote-sim.c | 1 + gdb/remote.c | 341 +- gdb/remote.h | 20 + gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 59 +- gdb/riscv-tdep.h | 23 + gdb/rs6000-tdep.c | 18 +- gdb/rust-lang.c | 6 +- gdb/s390-tdep.c | 14 +- gdb/score-tdep.c | 18 +- gdb/ser-tcp.c | 2 +- gdb/sparc-netbsd-tdep.c | 2 +- gdb/sparc-sol2-tdep.c | 2 +- gdb/sparc64-netbsd-tdep.c | 2 +- gdb/sparc64-sol2-tdep.c | 2 +- gdb/stap-probe.c | 31 +- gdb/symmisc.c | 6 +- gdb/symtab.h | 2 +- gdb/target.h | 3 - gdb/testsuite/ChangeLog | 194 + gdb/testsuite/gdb.ada/fixed_points.exp | 5 + .../gdb.ada/fixed_points/fixed_points.adb | 3 + gdb/testsuite/gdb.ada/fixed_points/pck.ads | 4 + gdb/testsuite/gdb.ada/local-enum.exp | 88 + .../{fixed_points/pck.ads => local-enum/local.adb} | 29 +- gdb/testsuite/gdb.ada/out_of_line_in_inlined.exp | 3 +- gdb/testsuite/gdb.arch/amd64-stap-expressions.S | 43 + gdb/testsuite/gdb.arch/amd64-stap-expressions.exp | 68 + gdb/testsuite/gdb.arch/i386-gnu-cfi.exp | 26 +- gdb/testsuite/gdb.arch/i386-mpx.c | 2 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.S | 40 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.c | 13 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.exp | 2 +- gdb/testsuite/gdb.arch/insn-reloc.c | 81 + gdb/testsuite/gdb.base/bitfields.exp | 137 +- gdb/testsuite/gdb.base/bitfields2.exp | 81 +- gdb/testsuite/gdb.base/break.exp | 23 +- gdb/testsuite/gdb.base/call-sc.exp | 2 +- gdb/testsuite/gdb.base/callfuncs.exp | 2 +- gdb/testsuite/gdb.base/dfp-test.exp | 48 +- gdb/testsuite/gdb.base/endian.exp | 36 +- gdb/testsuite/gdb.base/exprs.exp | 9 +- gdb/testsuite/gdb.base/funcargs.exp | 156 +- gdb/testsuite/gdb.base/hbreak2.exp | 27 +- gdb/testsuite/gdb.base/line65535.exp | 2 +- gdb/testsuite/gdb.base/recurse.exp | 37 +- gdb/testsuite/gdb.base/scope.exp | 284 +- gdb/testsuite/gdb.base/sepdebug.exp | 23 +- gdb/testsuite/gdb.base/skip.exp | 60 +- gdb/testsuite/gdb.base/step-over-syscall.exp | 23 + gdb/testsuite/gdb.base/structs.exp | 2 +- gdb/testsuite/gdb.base/style.exp | 437 ++- gdb/testsuite/gdb.base/ui-redirect.exp | 8 + gdb/testsuite/gdb.base/until.exp | 10 +- gdb/testsuite/gdb.cp/misc.exp | 10 +- .../gdb.dwarf2/dw2-out-of-range-end-of-seq.exp | 7 +- gdb/testsuite/gdb.dwarf2/dw2-ranges-psym.exp | 5 +- .../gdb.dwarf2/dw2-step-out-of-function-no-stmt.c | 41 +- ...eq.exp => dw2-step-out-of-function-no-stmt.exp} | 66 +- gdb/testsuite/gdb.fortran/array-slices.exp | 3 +- gdb/testsuite/gdb.opt/solib-intra-step.exp | 35 +- gdb/testsuite/gdb.python/py-breakpoint.exp | 24 + gdb/testsuite/gdb.python/py-format-string.exp | 6 +- gdb/testsuite/gdb.threads/killed-outside.exp | 3 + gdb/testsuite/lib/gdb-utils.exp | 1 + gdb/testsuite/lib/gdb.exp | 177 +- gdb/testsuite/lib/gdbserver-support.exp | 3 + gdb/testsuite/lib/mi-support.exp | 41 +- gdb/testsuite/lib/prompt.exp | 2 - gdb/testsuite/lib/range-stepping-support.exp | 8 +- gdb/testsuite/lib/tuiterm.exp | 532 ++- gdb/thread.c | 7 +- gdb/tilegx-tdep.c | 18 +- gdb/top.c | 21 +- gdb/top.h | 7 +- gdb/tracepoint.c | 6 +- gdb/trad-frame.c | 98 +- gdb/trad-frame.h | 50 +- gdb/tramp-frame.c | 7 +- gdb/tui/tui-data.h | 2 +- gdb/tui/tui-disasm.c | 13 +- gdb/tui/tui-layout.c | 16 +- gdb/tui/tui-location.c | 81 + gdb/tui/tui-location.h | 93 + gdb/tui/tui-source.c | 9 +- gdb/tui/tui-stack.c | 114 +- gdb/tui/tui-stack.h | 19 - gdb/tui/tui-wingeneral.c | 4 - gdb/tui/tui-winsource.c | 3 +- gdb/tui/tui.h | 1 + gdb/unittests/command-def-selftests.c | 6 +- gdb/unittests/gdb_tilde_expand-selftests.c | 94 + gdb/unittests/observable-selftests.c | 2 +- gdb/unittests/optional/assignment/1.cc | 2 +- gdb/unittests/optional/assignment/2.cc | 2 +- gdb/unittests/optional/assignment/3.cc | 2 +- gdb/unittests/optional/assignment/4.cc | 2 +- gdb/unittests/optional/assignment/5.cc | 2 +- gdb/unittests/optional/assignment/6.cc | 2 +- gdb/utils.c | 73 +- gdb/v850-tdep.c | 5 +- gdb/valarith.c | 8 +- gdb/valops.c | 18 +- gdb/valprint.c | 12 +- gdb/value.c | 11 +- gdb/varobj.c | 2 +- gdb/vax-tdep.c | 2 +- gdb/windows-nat.c | 118 +- gdbserver/ChangeLog | 17 + gdbserver/ax.cc | 2 +- gdbserver/debug.cc | 2 +- gdbserver/linux-low.cc | 4 +- gdbserver/linux-x86-low.cc | 59 +- gdbserver/tracepoint.cc | 18 +- gdbsupport/ChangeLog | 13 + gdbsupport/common-debug.cc | 6 +- gdbsupport/common-debug.h | 8 + gdbsupport/gdb_tilde_expand.cc | 46 +- gdbsupport/gdb_tilde_expand.h | 3 +- gold/ChangeLog | 18 + gold/dwarf_reader.cc | 4 + gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- ld/ChangeLog | 142 + ld/NEWS | 3 + ld/emulparams/alphavms.sh | 3 +- ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf64_ia64_vms.sh | 1 - ld/emulparams/elf64mmix.sh | 1 - ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_iamcu.sh | 1 - ld/emulparams/elf_k1om.sh | 1 - ld/emulparams/elf_l1om.sh | 1 - ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/mmo.sh | 1 - ld/emulparams/pdp11.sh | 5 + ld/emulparams/x86-report-relative.sh | 11 + ld/emultempl/beos.em | 25 + ld/emultempl/pdp11.em | 30 +- ld/emultempl/pe.em | 34 + ld/emultempl/pep.em | 34 + ld/ld.texi | 4 + ld/ldelf.c | 21 +- ld/ldlang.c | 2 +- ld/scripttempl/DWARF.sc | 22 +- ld/scripttempl/pdp11.sc | 2 +- ld/testsuite/ld-bootstrap/bootstrap.exp | 1 + ld/testsuite/ld-ctf/data-func-2.c | 4 + ld/testsuite/ld-ctf/data-func-conflicted.d | 4 +- ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/pr26936.d | 8 +- ld/testsuite/ld-elf/{pr25021.d => pr27259.d} | 0 ld/testsuite/ld-elf/pr27259.s | 14 + ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 6 + ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-ifunc/ifunc.exp | 22 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 2 +- ld/testsuite/ld-powerpc/relbrlt.d | 46 +- ld/testsuite/ld-powerpc/relbrlt.s | 5 +- ld/testsuite/ld-powerpc/tlsexe.r | 13 - ld/testsuite/ld-powerpc/tlsexe32.r | 12 - ld/testsuite/ld-powerpc/tlsexe32no.r | 12 - ld/testsuite/ld-powerpc/tlsexeno.r | 13 - ld/testsuite/ld-powerpc/tlsexenors.r | 13 - ld/testsuite/ld-powerpc/tlsexers.r | 13 - ld/testsuite/ld-powerpc/tlsexetoc.r | 13 - ld/testsuite/ld-powerpc/tlsexetocrs.r | 13 - ld/testsuite/ld-powerpc/tlsget.d | 23 +- ld/testsuite/ld-powerpc/tlsget.wf | 4 +- ld/testsuite/ld-powerpc/tlsget2.d | 16 +- ld/testsuite/ld-powerpc/tlsget2.wf | 2 +- ld/testsuite/ld-powerpc/tlsso.r | 12 - ld/testsuite/ld-powerpc/tlsso32.r | 11 - ld/testsuite/ld-powerpc/tlstocso.r | 12 - ld/testsuite/ld-tic6x/tic6x.exp | 5 + ld/testsuite/ld-x86-64/bnd-plt-1.d | 4 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/x86-64.exp | 2 + libctf/ChangeLog | 12 + libctf/ctf-create.c | 6 + libctf/ctf-lookup.c | 34 +- libctf/testsuite/libctf-regression/pptrtab-a.c | 2 + libctf/testsuite/libctf-regression/pptrtab-b.c | 3 +- libctf/testsuite/libctf-regression/pptrtab.c | 10 +- .../type-add-unnamed-struct-ctf.c | 19 + .../libctf-regression/type-add-unnamed-struct.c | 72 + .../libctf-regression/type-add-unnamed-struct.lk | 3 + opcodes/ChangeLog | 5 + opcodes/i386-gen.c | 2 + readline/readline/ChangeLog.gdb | 4 + readline/readline/input.c | 10 +- sim/ChangeLog | 27 + sim/MAINTAINERS | 4 +- sim/Makefile.in | 14 + sim/README-HACKING | 10 +- sim/avr/ChangeLog | 4 + sim/avr/interp.c | 1 - sim/bfin/ChangeLog | 4 + sim/bfin/interp.c | 1 - sim/bpf/ChangeLog | 10 + sim/bpf/decode-be.c | 70 +- sim/bpf/decode-le.c | 70 +- sim/bpf/mloop.in | 2 +- sim/common/ChangeLog | 45 + sim/common/Make-common.in | 5 +- sim/common/Makefile.in | 135 - sim/common/cgen-accfp.c | 6 +- sim/common/cgen-trace.c | 2 +- sim/common/configure | 3718 -------------------- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/gennltvals.py | 230 ++ sim/common/gennltvals.sh | 101 - sim/common/gentvals.sh | 74 - sim/common/nltvals.def | 184 +- sim/common/sim-hw.c | 67 +- sim/common/sim-profile.c | 4 +- sim/common/sim-watch.c | 6 +- sim/common/sim-watch.h | 1 - sim/configure | 179 +- sim/configure.ac | 1 + sim/frv/ChangeLog | 4 + sim/frv/sim-if.c | 1 - sim/iq2000/ChangeLog | 4 + sim/iq2000/sim-if.c | 1 - sim/m32r/ChangeLog | 4 + sim/m32r/sim-if.c | 1 - sim/m68hc11/ChangeLog | 23 + sim/m68hc11/configure | 34 +- sim/m68hc11/configure.ac | 15 +- sim/m68hc11/dv-m68hc11.c | 1 + sim/m68hc11/dv-m68hc11tim.c | 2 +- sim/m68hc11/interp.c | 4 +- sim/m68hc11/m68hc11_sim.c | 14 +- sim/mips/ChangeLog | 4 + sim/mips/interp.c | 1 - sim/mn10300/ChangeLog | 4 + sim/mn10300/interp.c | 1 - sim/moxie/ChangeLog | 10 + sim/moxie/configure | 19 +- sim/moxie/configure.ac | 1 - sim/moxie/interp.c | 3 +- sim/or1k/ChangeLog | 5 + sim/or1k/decode.c | 114 +- sim/ppc/ChangeLog | 4 + sim/ppc/Makefile.in | 5 +- sim/testsuite/ChangeLog | 5 + sim/testsuite/Makefile.in | 1 - sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/{sim => }/bfin/ChangeLog | 4 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/{sim => }/bfin/s21.s | 1 - sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/{sim => }/cris/ChangeLog | 0 sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/{sim => }/cris/c/c.exp | 0 sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/{sim => }/cris/c/readlink4.c | 0 sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/{sim => }/d10v/ChangeLog | 0 sim/testsuite/{sim => }/d10v/allinsn.exp | 0 sim/testsuite/{sim => }/d10v/exit47.s | 0 sim/testsuite/{sim => }/d10v/hello.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-is.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s | 0 sim/testsuite/{sim => }/d10v/t-dbt.s | 0 sim/testsuite/{sim => }/d10v/t-ld-st.s | 0 sim/testsuite/{sim => }/d10v/t-mac.s | 0 sim/testsuite/{sim => }/d10v/t-macros.i | 0 sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s | 0 sim/testsuite/{sim => }/d10v/t-msbu.s | 0 sim/testsuite/{sim => }/d10v/t-mulxu.s | 0 sim/testsuite/{sim => }/d10v/t-mvtac.s | 0 sim/testsuite/{sim => }/d10v/t-mvtc.s | 0 sim/testsuite/{sim => }/d10v/t-rac.s | 0 sim/testsuite/{sim => }/d10v/t-rachi.s | 0 sim/testsuite/{sim => }/d10v/t-rdt.s | 0 sim/testsuite/{sim => }/d10v/t-rep.s | 0 sim/testsuite/{sim => }/d10v/t-rie-xx.s | 0 sim/testsuite/{sim => }/d10v/t-rte.s | 0 sim/testsuite/{sim => }/d10v/t-sac.s | 0 sim/testsuite/{sim => }/d10v/t-sachi.s | 0 sim/testsuite/{sim => }/d10v/t-sadd.s | 0 sim/testsuite/{sim => }/d10v/t-slae.s | 0 sim/testsuite/{sim => }/d10v/t-sp.s | 0 sim/testsuite/{sim => }/d10v/t-sub.s | 0 sim/testsuite/{sim => }/d10v/t-sub2w.s | 0 sim/testsuite/{sim => }/d10v/t-subi.s | 0 sim/testsuite/{sim => }/d10v/t-trap.s | 0 sim/testsuite/{sim => }/frv/ChangeLog | 0 sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/{sim => }/frv/cache.ms | 0 sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/{sim => }/frv/exit47.ms | 0 sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/{sim => }/frv/grloop.ms | 0 sim/testsuite/{sim => }/frv/hello.ms | 0 sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/{sim => }/frv/misc.exp | 0 sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/{sim => }/m32r/ChangeLog | 0 sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/{sim => }/m32r/exit47.ms | 0 sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 sim/v850/ChangeLog | 15 +- sim/v850/configure | 223 +- sim/v850/configure.ac | 1 - sim/v850/interp.c | 1 - sim/v850/simops.c | 3 +- 3321 files changed, 6861 insertions(+), 8010 deletions(-) delete mode 100644 gas/testsuite/gas/all/byte.d delete mode 100644 gas/testsuite/gas/all/byte.l delete mode 100644 gas/testsuite/gas/all/byte.s create mode 100644 gas/testsuite/gas/elf/pr27228.d create mode 100644 gas/testsuite/gas/elf/pr27228.s delete mode 100644 gas/testsuite/gas/elf/warn-2.s create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 gas/testsuite/gas/nios2/relax.d create mode 100644 gas/testsuite/gas/nios2/relax.s create mode 100644 gdb/testsuite/gdb.ada/local-enum.exp copy gdb/testsuite/gdb.ada/{fixed_points/pck.ads => local-enum/local.adb} (54%) create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.S create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.exp copy gdbsupport/gdb_tilde_expand.h => gdb/testsuite/gdb.dwarf2/dw2-step-out-of-fun [...] copy gdb/testsuite/gdb.dwarf2/{dw2-out-of-range-end-of-seq.exp => dw2-step-out-of- [...] create mode 100644 gdb/tui/tui-location.c create mode 100644 gdb/tui/tui-location.h create mode 100644 gdb/unittests/gdb_tilde_expand-selftests.c create mode 100644 ld/emulparams/x86-report-relative.sh copy ld/testsuite/ld-elf/{pr25021.d => pr27259.d} (100%) create mode 100644 ld/testsuite/ld-elf/pr27259.s create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct-ctf.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.lk delete mode 100644 sim/common/Makefile.in delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac create mode 100755 sim/common/gennltvals.py delete mode 100755 sim/common/gennltvals.sh delete mode 100755 sim/common/gentvals.sh rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) rename sim/testsuite/{sim => }/bfin/ChangeLog (99%) rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) rename sim/testsuite/{sim => }/bfin/s21.s (98%) rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) rename sim/testsuite/{sim => }/cris/ChangeLog (100%) rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) rename sim/testsuite/{sim => }/cris/c/c.exp (100%) rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink4.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) rename sim/testsuite/{sim => }/d10v/ChangeLog (100%) rename sim/testsuite/{sim => }/d10v/allinsn.exp (100%) rename sim/testsuite/{sim => }/d10v/exit47.s (100%) rename sim/testsuite/{sim => }/d10v/hello.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-dbt.s (100%) rename sim/testsuite/{sim => }/d10v/t-ld-st.s (100%) rename sim/testsuite/{sim => }/d10v/t-mac.s (100%) rename sim/testsuite/{sim => }/d10v/t-macros.i (100%) rename sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s (100%) rename sim/testsuite/{sim => }/d10v/t-msbu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mulxu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtac.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtc.s (100%) rename sim/testsuite/{sim => }/d10v/t-rac.s (100%) rename sim/testsuite/{sim => }/d10v/t-rachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-rdt.s (100%) rename sim/testsuite/{sim => }/d10v/t-rep.s (100%) rename sim/testsuite/{sim => }/d10v/t-rie-xx.s (100%) rename sim/testsuite/{sim => }/d10v/t-rte.s (100%) rename sim/testsuite/{sim => }/d10v/t-sac.s (100%) rename sim/testsuite/{sim => }/d10v/t-sachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-sadd.s (100%) rename sim/testsuite/{sim => }/d10v/t-slae.s (100%) rename sim/testsuite/{sim => }/d10v/t-sp.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub2w.s (100%) rename sim/testsuite/{sim => }/d10v/t-subi.s (100%) rename sim/testsuite/{sim => }/d10v/t-trap.s (100%) rename sim/testsuite/{sim => }/frv/ChangeLog (100%) rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/cache.ms (100%) rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) rename sim/testsuite/{sim => }/frv/exit47.ms (100%) rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) rename sim/testsuite/{sim => }/frv/grloop.ms (100%) rename sim/testsuite/{sim => }/frv/hello.ms (100%) rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/misc.exp (100%) rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/ChangeLog (100%) rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) rename sim/testsuite/{sim => }/m32r/exit47.ms (100%) rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig updated (01ea33fd -> f9362a62)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 01ea33fd 0: update: binutils-gcc-linux-qemu: all new f9362a62 0: update: binutils-gcc-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (01ea33fd) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 176 +- 02-prepare_abe/console.log | 416 +- 03-build_abe-binutils/console.log | 11912 ++++----- 04-build_abe-stage1/console.log | 20064 ++++++++------- 05-build_linux/console.log | 518 +- 06-build_abe-qemu/console.log | 6839 ++--- 07-boot_linux/console.log | 2 +- 08-check_regression/console.log | 2 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 2 +- 09-update_baseline/results.regressions | 2 +- console.log | 39933 +++++++++++++++--------------- jenkins/manifest.sh | 24 +- 13 files changed, 39370 insertions(+), 40522 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[gcc] branch releases/gcc-8 updated (17196d65c58 -> 4f74a68f2fb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-8 in repository gcc. from 17196d65c58 Daily bump. new 4f74a68f2fb Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[gcc] branch releases/gcc-9 updated (688b7cb0287 -> 35d3afddbd8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-9 in repository gcc. from 688b7cb0287 Daily bump. new 35d3afddbd8 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2021