Tcwg-commits September 2021

tcwg-commits@lists.linaro.org

5 participants
14890 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (6e6bf4cd21a -> b0321032658)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/gcc. from 6e6bf4cd21a Fix no_fsanitize_address effective target adds 55b989de767 tree-optimization/102421 - copy alignment info when splitti [...] adds 4e7a92c0ff3 arm: pass architecture extensions to assembler if supported adds e87789f197e Evaluate 'random ()' to '0' in 'pass_omp_oacc_neuter_broadcast' adds 4d027eea556 [Ada] Remove "with GNAT.OS_Lib;" from libgnat/a-stbufi.ads adds c36332031cf [Ada] Refine patch for spurious link error involving discri [...] adds ea3789f6a2b [Ada] Exception raised on empty file in GNATprove mode adds 255279b91ec [Ada] Simplify iteration when printing error message spans adds 2528d0c7ce0 [Ada] Update comment for Error_Msg_Internal adds 3598c8db404 [Ada] Refactor sort procedures of doubly linked list containers adds e9068967876 [Ada] Enforce legality rule for Predicate_Failure aspect sp [...] adds b23cdc01588 [Ada] Clean up uses of Esize and RM_Size adds 16e307b9a48 [Ada] Interface behaves differently from abstract tagged null adds 704d03a4e35 [Ada] Presence of abstract operator function causes resolut [...] adds 566b4790116 [Ada] rtems: add 128bit support for aarch64 adds 69a0ff3416a [Ada] Fix ignored dynamic predicates specified through "pre [...] adds cf7aa7d8e85 [Ada] exp_pakd.adb: work around spurious Codepeer warnings adds 97c5d522c6e [Ada] Follow-up tweaks to System.Dwarf_Line adds 97a5ed2071f [Ada] Small optimization to DWARF 5 mode in System.Dwarf_Line adds b12d18a8259 [Ada] Add assertions to Uintp adds 911b00fba9a [Ada] Remove if_expression adds b6bb60b2414 [Ada] Add assertions to Uintp (UI_Is_In_Int_Range) adds 1d8617eb8c0 [Ada] Cleanup old VxWorks in Makefile.rtl adds dbea36c6bde [Ada] Crash on build of Initialization procedure for derive [...] adds 13b594411d2 [Ada] Minor tweaks to System.Dwarf_Line adds 900f9d999cc [Ada] Set related expression for external DISCR symbols in [...] adds 618fff60439 [Ada] Fix regression in ACATS bdd2006 and bdd2007 adds 0df911d9056 [Ada] bindgen: support additional features on targets suppr [...] adds bd413702ce3 [Ada] Add "optional" node subtypes that allow Empty adds 57fb9d3820c [Ada] SCOs: generate 'P' decisions for [Type_]Invariant pragmas adds f6ccb788f29 [Ada] Regenerate gnat_ugn.texi adds 7d9735bbb88 [Ada] Spurious dynamic accessibility check on allocator adds e839168738c [Ada] Rename "optional" node subtypes that allow Empty adds 303b5d87472 [Ada] Add some comments in init.c about the lynx178 signal handler adds 08f392534a2 Allocate non_null_ref tables at creation. adds 64b80b8819f Do not query SCEV in range_of_phi unless dominators are available. adds 198bc5ece96 Move postfold_gcond_edges into fur_source. adds f46d33637c7 path solver: Add relation support. adds 062c8727df2 path solver: Remove useless code. adds e4249b10038 path solver: Add related SSAs to solvable set. adds 97cfb54c3ff path solver: Use ranger to solve unknowns. adds 09e18d113b3 runtime: set runtime.GOROOT value at build time adds 2c41dd82e23 Daily bump. adds 72394d38d92 c++: fix template instantiation comparison in redeclarations adds 144c4984655 rs6000: Parameterize some const values for density test adds 081070bce29 AVX512FP16: Add vfcmaddcph/vfmaddcph/vfcmulcph/vfmulcph adds ed643e9f171 AVX512FP16: Add testcases for vfcmaddcph/vfmaddcph/vfcmulcp [...] adds db3b96df03f AVX512FP16: Add vfcmaddcsh/vfmaddcsh/vfcmulcsh/vfmulcsh. adds 8a5837cfb71 AVX512FP16: Add testcases for vfcmaddcsh/vfmaddcsh/vfcmulcs [...] adds 59e9c4cbe66 AVX512FP16: Add expander for sqrthf2. adds 338abd0bf77 AVX512FP16: Add expander for ceil/floor/trunc/roundeven. adds 0eeb8c81e8c AVX512FP16: Add expander for cstorehf4. adds 0f4b73f4edf Adjust testcase. adds b0ac84dc278 Support 64bit fma/fms/fnma/fnms under avx512vl. adds 578b7687338 libgcc, X86: Adjust guard for Mach-O code. adds 059b819e3c9 openmp: Add support for allocator and align modifiers on al [...] adds c4432b2776a openmp: Fix OpenMP expansion of scope with non-fallthrugh b [...] adds a9b3c451be5 IBM Z: Fix PR102222 adds b0321032658 obstack.h __PTR_ALIGN vs. ubsan No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 94 +++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 239 ++++++ gcc/ada/Makefile.rtl | 136 +--- gcc/ada/atree.adb | 4 +- gcc/ada/bindgen.adb | 31 + gcc/ada/checks.adb | 1 + gcc/ada/cstand.adb | 8 +- gcc/ada/einfo-utils.adb | 106 ++- gcc/ada/errout.adb | 23 +- gcc/ada/exp_attr.adb | 2 +- gcc/ada/exp_ch3.adb | 13 +- gcc/ada/exp_ch4.adb | 3 +- gcc/ada/exp_ch5.adb | 4 +- gcc/ada/exp_ch6.adb | 6 + gcc/ada/exp_ch7.adb | 5 +- gcc/ada/exp_pakd.adb | 31 +- gcc/ada/exp_util.adb | 29 +- gcc/ada/fe.h | 15 + gcc/ada/freeze.adb | 35 +- gcc/ada/gcc-interface/decl.c | 39 +- gcc/ada/gcc-interface/trans.c | 4 +- gcc/ada/gen_il-gen.adb | 42 +- gcc/ada/gnat_ugn.texi | 17 +- gcc/ada/init.c | 22 + gcc/ada/itypes.adb | 3 +- gcc/ada/layout.adb | 10 +- gcc/ada/libgnarl/s-vxwext__noints.adb | 126 --- gcc/ada/libgnarl/s-vxwext__vthreads.ads | 109 --- gcc/ada/libgnat/a-cbdlli.adb | 107 +-- gcc/ada/libgnat/a-cdlili.adb | 205 +---- gcc/ada/libgnat/a-cfdlli.adb | 112 +-- gcc/ada/libgnat/a-cfdlli.ads | 3 +- gcc/ada/libgnat/a-cidlli.adb | 105 +-- gcc/ada/libgnat/a-costso.adb | 191 +++++ gcc/ada/libgnat/{a-stbufi.ads => a-costso.ads} | 70 +- gcc/ada/libgnat/a-crdlli.adb | 108 +-- gcc/ada/libgnat/a-elchha__vxworks-ppc-full.adb | 150 ---- gcc/ada/libgnat/a-stbufi.adb | 2 +- gcc/ada/libgnat/a-stbufi.ads | 12 +- gcc/ada/libgnat/s-dwalin.adb | 48 +- gcc/ada/libgnat/s-osprim__vxworks.adb | 162 ---- gcc/ada/libgnat/s-osvers__vxworks-653.ads | 38 - gcc/ada/libgnat/system-vxworks-e500-vthread.ads | 162 ---- gcc/ada/libgnat/system-vxworks-ppc-vthread.ads | 162 ---- gcc/ada/libgnat/system-vxworks-x86-vthread.ads | 163 ---- gcc/ada/par_sco.adb | 10 +- gcc/ada/repinfo.adb | 17 +- gcc/ada/sem_attr.adb | 14 +- gcc/ada/sem_ch12.adb | 4 +- gcc/ada/sem_ch13.adb | 86 +- gcc/ada/sem_ch13.ads | 6 +- gcc/ada/sem_ch3.adb | 57 +- gcc/ada/sem_ch4.adb | 1 + gcc/ada/sem_ch7.adb | 2 +- gcc/ada/sem_eval.adb | 22 +- gcc/ada/sem_util.adb | 29 +- gcc/ada/sem_util.ads | 22 +- gcc/ada/types.ads | 2 + gcc/ada/uintp.adb | 306 ++++---- gcc/ada/uintp.ads | 286 ++++--- gcc/c-family/c-omp.c | 2 + gcc/c/c-parser.c | 161 +++- gcc/common/config/arm/arm-common.c | 10 + gcc/config.in | 7 + gcc/config/i386/avx512fp16intrin.h | 871 +++++++++++++++++++++ gcc/config/i386/avx512fp16vlintrin.h | 264 +++++++ gcc/config/i386/i386-builtin-types.def | 5 + gcc/config/i386/i386-builtin.def | 40 + gcc/config/i386/i386-expand.c | 5 + gcc/config/i386/i386-features.c | 15 +- gcc/config/i386/i386.md | 50 +- gcc/config/i386/mmx.md | 20 +- gcc/config/i386/sse.md | 190 ++++- gcc/config/i386/subst.md | 102 +++ gcc/config/rs6000/rs6000.c | 22 +- gcc/config/rs6000/rs6000.opt | 38 + gcc/config/s390/s390.c | 10 + gcc/configure | 35 + gcc/configure.ac | 10 + gcc/cp/ChangeLog | 5 + gcc/cp/parser.c | 71 +- gcc/cp/pt.c | 31 + gcc/cp/semantics.c | 40 +- gcc/fortran/ChangeLog | 28 + gcc/gimple-range-cache.cc | 4 +- gcc/gimple-range-fold.cc | 48 +- gcc/gimple-range-fold.h | 4 +- gcc/gimple-range-path.cc | 375 ++++++++- gcc/gimple-range-path.h | 20 +- gcc/go/gofrontend/MERGE | 2 +- gcc/omp-expand.c | 10 +- gcc/omp-low.c | 40 +- gcc/omp-oacc-neuter-broadcast.cc | 5 +- gcc/testsuite/ChangeLog | 34 + gcc/testsuite/c-c++-common/gomp/allocate-6.c | 84 ++ gcc/testsuite/c-c++-common/gomp/allocate-7.c | 41 + gcc/testsuite/c-c++-common/gomp/scope-3.c | 21 + gcc/testsuite/g++.dg/cpp0x/constexpr-52830.C | 1 - gcc/testsuite/g++.dg/gomp/allocate-4.C | 108 +++ gcc/testsuite/g++.dg/template/canon-type-15.C | 7 + gcc/testsuite/g++.dg/template/canon-type-16.C | 6 + gcc/testsuite/g++.dg/template/canon-type-17.C | 5 + gcc/testsuite/g++.dg/template/canon-type-18.C | 6 + gcc/testsuite/g++.dg/template/dependent-name15.C | 18 + gcc/testsuite/g++.dg/template/dependent-name16.C | 14 + gcc/testsuite/g++.dg/vect/pr102421.cc | 34 + gcc/testsuite/gcc.target/i386/avx-1.c | 20 + .../i386/avx512fp16-builtin-fpcompare-1.c | 40 + .../i386/avx512fp16-builtin-fpcompare-2.c | 29 + .../gcc.target/i386/avx512fp16-builtin-round-1.c | 31 + .../gcc.target/i386/avx512fp16-builtin-sqrt-1.c | 18 + .../i386/avx512fp16-complex-constraints.c | 23 + gcc/testsuite/gcc.target/i386/avx512fp16-helper.h | 9 +- .../gcc.target/i386/avx512fp16-vfcmaddcph-1a.c | 27 + .../gcc.target/i386/avx512fp16-vfcmaddcph-1b.c | 133 ++++ .../gcc.target/i386/avx512fp16-vfcmaddcsh-1a.c | 27 + .../gcc.target/i386/avx512fp16-vfcmaddcsh-1b.c | 78 ++ .../gcc.target/i386/avx512fp16-vfcmulcph-1a.c | 25 + .../gcc.target/i386/avx512fp16-vfcmulcph-1b.c | 111 +++ .../gcc.target/i386/avx512fp16-vfcmulcsh-1a.c | 25 + .../gcc.target/i386/avx512fp16-vfcmulcsh-1b.c | 71 ++ .../gcc.target/i386/avx512fp16-vfmaddcph-1a.c | 27 + .../gcc.target/i386/avx512fp16-vfmaddcph-1b.c | 131 ++++ .../gcc.target/i386/avx512fp16-vfmaddcsh-1a.c | 27 + .../gcc.target/i386/avx512fp16-vfmaddcsh-1b.c | 77 ++ .../gcc.target/i386/avx512fp16-vfmulcph-1a.c | 25 + .../gcc.target/i386/avx512fp16-vfmulcph-1b.c | 115 +++ .../gcc.target/i386/avx512fp16-vfmulcsh-1a.c | 25 + .../gcc.target/i386/avx512fp16-vfmulcsh-1b.c | 71 ++ .../gcc.target/i386/avx512fp16vl-builtin-sqrt-1.c | 19 + .../gcc.target/i386/avx512fp16vl-vfcmaddcph-1a.c | 30 + .../gcc.target/i386/avx512fp16vl-vfcmaddcph-1b.c | 15 + .../gcc.target/i386/avx512fp16vl-vfcmulcph-1a.c | 28 + .../gcc.target/i386/avx512fp16vl-vfcmulcph-1b.c | 15 + .../gcc.target/i386/avx512fp16vl-vfmaddcph-1a.c | 30 + .../gcc.target/i386/avx512fp16vl-vfmaddcph-1b.c | 15 + .../gcc.target/i386/avx512fp16vl-vfmulcph-1a.c | 28 + .../gcc.target/i386/avx512fp16vl-vfmulcph-1b.c | 15 + gcc/testsuite/gcc.target/i386/avx512vl-pr95046.c | 10 + gcc/testsuite/gcc.target/i386/pr92658-avx512f.c | 6 +- gcc/testsuite/gcc.target/i386/pr92658-avx512vl.c | 3 +- gcc/testsuite/gcc.target/i386/sse-13.c | 20 + gcc/testsuite/gcc.target/i386/sse-14.c | 28 + gcc/testsuite/gcc.target/i386/sse-22.c | 28 + gcc/testsuite/gcc.target/i386/sse-23.c | 20 + gcc/testsuite/gcc.target/s390/pr102222.c | 16 + gcc/tree-pretty-print.c | 15 +- gcc/tree-ssa-threadbackward.c | 2 +- gcc/tree-vect-loop.c | 19 + gcc/tree.c | 2 +- gcc/tree.h | 3 + gotools/ChangeLog | 5 + gotools/Makefile.am | 4 +- gotools/Makefile.in | 6 +- include/obstack.h | 6 +- libgcc/config/i386/sfp-machine.h | 2 +- libgfortran/ChangeLog | 6 + libgo/Makefile.am | 11 +- libgo/Makefile.in | 12 +- libgo/go/runtime/extern.go | 2 - libgomp/ChangeLog | 7 + .../testsuite/libgomp.c-c++-common/allocate-2.c | 37 + .../testsuite/libgomp.c-c++-common/allocate-3.c | 405 ++++++++++ 164 files changed, 6416 insertions(+), 2361 deletions(-) delete mode 100644 gcc/ada/libgnarl/s-vxwext__noints.adb delete mode 100644 gcc/ada/libgnarl/s-vxwext__vthreads.ads create mode 100644 gcc/ada/libgnat/a-costso.adb copy gcc/ada/libgnat/{a-stbufi.ads => a-costso.ads} (55%) delete mode 100644 gcc/ada/libgnat/a-elchha__vxworks-ppc-full.adb delete mode 100644 gcc/ada/libgnat/s-osprim__vxworks.adb delete mode 100644 gcc/ada/libgnat/s-osvers__vxworks-653.ads delete mode 100644 gcc/ada/libgnat/system-vxworks-e500-vthread.ads delete mode 100644 gcc/ada/libgnat/system-vxworks-ppc-vthread.ads delete mode 100644 gcc/ada/libgnat/system-vxworks-x86-vthread.ads create mode 100644 gcc/testsuite/c-c++-common/gomp/allocate-6.c create mode 100644 gcc/testsuite/c-c++-common/gomp/allocate-7.c create mode 100644 gcc/testsuite/c-c++-common/gomp/scope-3.c create mode 100644 gcc/testsuite/g++.dg/gomp/allocate-4.C create mode 100644 gcc/testsuite/g++.dg/template/canon-type-15.C create mode 100644 gcc/testsuite/g++.dg/template/canon-type-16.C create mode 100644 gcc/testsuite/g++.dg/template/canon-type-17.C create mode 100644 gcc/testsuite/g++.dg/template/canon-type-18.C create mode 100644 gcc/testsuite/g++.dg/template/dependent-name15.C create mode 100644 gcc/testsuite/g++.dg/template/dependent-name16.C create mode 100644 gcc/testsuite/g++.dg/vect/pr102421.cc create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-builtin-fpcompare-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-builtin-fpcompare-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-builtin-round-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-builtin-sqrt-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-complex-constraints.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmaddcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmaddcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmaddcsh-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmaddcsh-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmulcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmulcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmulcsh-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfcmulcsh-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmaddcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmaddcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmaddcsh-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmaddcsh-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmulcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmulcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmulcsh-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-vfmulcsh-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-builtin-sqrt-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfcmaddcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfcmaddcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfcmulcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfcmulcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfmaddcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfmaddcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfmulcph-1a.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16vl-vfmulcph-1b.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512vl-pr95046.c create mode 100644 gcc/testsuite/gcc.target/s390/pr102222.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/allocate-2.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/allocate-3.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (be24dba6f1 -> cf11ebea12)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/binutils-gdb. from be24dba6f1 gdb, doc: Add ieee_half and bfloat16 to list of predefined t [...] adds 5335ab6872 [gdb/testsuite] Handle supports_memtag in gdb.base/gdb-cachi [...] adds 5226a6a892 Change the linker's heuristic for computing the entry point [...] adds 5d0869d987 Automatic date update in version.in adds ed41b9cdb2 Fix x86 "FAIL: TLS -fno-pic -shared" adds cf11ebea12 dwarf2 sub-section test No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gas/config/tc-ia64.c | 7 +++++-- gas/testsuite/gas/elf/dwarf2-21.d | 18 ++++++++++++++++++ gas/testsuite/gas/elf/dwarf2-21.s | 8 ++++++++ gas/testsuite/gas/elf/elf.exp | 1 + gdb/testsuite/gdb.base/gdb-caching-proc.exp | 5 ++--- ld/ChangeLog | 27 +++++++++++++++++++++++++++ ld/ld.texi | 4 +++- ld/ldlang.c | 10 +++++++++- ld/testsuite/ld-alpha/tlspic.rd | 2 +- ld/testsuite/ld-arm/tls-gdesc-got.d | 2 +- ld/testsuite/ld-i386/tlsnopic.rd | 2 +- ld/testsuite/ld-ia64/tlspic.rd | 2 +- ld/testsuite/ld-sparc/gotop32.rd | 2 +- ld/testsuite/ld-sparc/gotop64.rd | 2 +- ld/testsuite/ld-sparc/tlssunnopic32.rd | 2 +- ld/testsuite/ld-sparc/tlssunnopic64.rd | 2 +- ld/testsuite/ld-sparc/tlssunpic32.rd | 2 +- ld/testsuite/ld-sparc/tlssunpic64.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1b.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1r.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1rb.rd | 2 +- ld/testsuite/ld-tic6x/shlib-noindex.rd | 2 +- ld/testsuite/ld-x86-64/pr14207.d | 2 +- ld/testsuite/ld-x86-64/tlsdesc.rd | 2 +- ld/testsuite/ld-x86-64/tlspic.rd | 2 +- ld/testsuite/ld-x86-64/tlspic2.rd | 2 +- 28 files changed, 93 insertions(+), 27 deletions(-) create mode 100644 gas/testsuite/gas/elf/dwarf2-21.d create mode 100644 gas/testsuite/gas/elf/dwarf2-21.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (8a1aaa886 -> cbc1f18ca)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/base-artifacts. discards 8a1aaa886 0: update: binutils-gcc-linux-glibc-gdb: 1 new cbc1f18ca 0: update: binutils-gcc-linux-glibc-gdb: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (8a1aaa886) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_native_check_binutil [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1552 -> 1596 bytes 02-prepare_abe/console.log.xz | Bin 2768 -> 2748 bytes 03-build_abe-binutils/console.log.xz | Bin 50912 -> 51124 bytes 04-build_abe-gcc/console.log.xz | Bin 197648 -> 199524 bytes 05-clean_sysroot/console.log.xz | Bin 312 -> 312 bytes 06-build_abe-linux/console.log.xz | Bin 10468 -> 8740 bytes 07-build_abe-glibc/console.log.xz | Bin 233784 -> 233544 bytes 08-build_abe-gdb/console.log.xz | Bin 43276 -> 43908 bytes 09-build_abe-dejagnu/console.log.xz | Bin 3820 -> 3864 bytes 10-build_abe-check_binutils/console.log.xz | Bin 2200 -> 2524 bytes 11-check_regression/console.log.xz | Bin 2284 -> 2660 bytes 11-check_regression/extra-bisect-params | 1 + 11-check_regression/fails.sum | 6 + 11-check_regression/results.compare | 17 +- 11-check_regression/results.compare2 | 22 +- 11-check_regression/results.regressions | 18 ++ 12-update_baseline/console.log | 457 ++++++++++++++++------------- 12-update_baseline/extra-bisect-params | 1 + 12-update_baseline/fails.sum | 6 + 12-update_baseline/results.compare | 17 +- 12-update_baseline/results.compare2 | 22 +- 12-update_baseline/results.regressions | 18 ++ jenkins/manifest.sh | 26 +- sumfiles/binutils.log.xz | Bin 49816 -> 49788 bytes sumfiles/binutils.sum | 58 ++-- sumfiles/gas.log.xz | Bin 72132 -> 72224 bytes sumfiles/gas.sum | 270 ++++++++--------- sumfiles/ld.log.xz | Bin 117872 -> 117632 bytes sumfiles/ld.sum | 328 ++++++++++----------- 29 files changed, 698 insertions(+), 569 deletions(-) create mode 100644 11-check_regression/extra-bisect-params create mode 100644 11-check_regression/fails.sum create mode 100644 11-check_regression/results.regressions create mode 100644 12-update_baseline/extra-bisect-params create mode 100644 12-update_baseline/fails.sum create mode 100644 12-update_baseline/results.regressions -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (c99e34e537 -> 2c3e83f92d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/qemu. from c99e34e537 Merge remote-tracking branch 'remotes/vivier2/tags/linux-use [...] adds 8cfd339b3d tools/virtiofsd: Add fstatfs64 syscall to the seccomp allowlist adds 046d91c83c virtiofsd: Reverse req_list before processing it adds 7adb961995 Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/p [...] adds 5690b4370b python: Update for pylint 2.10 adds eb8033f658 python: pylint 2.11 support adds c3f76fbca6 Merge remote-tracking branch 'remotes/jsnow-gitlab/tags/pyth [...] adds 080832e4f4 ebpf: only include in system emulators adds bedd7e93d0 virtio-net: fix use after unmap/free for sg adds 326ff8dd09 Merge remote-tracking branch 'remotes/jasowang/tags/net-pull [...] adds 2919328639 hw: arm: aspeed: Enable eth0 interface for aspeed-ast2600-evb adds 5bb825c835 hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220a adds 709098fd37 watchdog: aspeed: Sanitize control register values adds 74b67e1f9d watchdog: aspeed: Fix sequential control writes adds 64e5758b75 hw: aspeed_gpio: Simplify 1.8V defines adds 98edb134c3 hw: aspeed_gpio: Clarify GPIO controller name adds 0c33a48df4 misc/pca9552: Fix LED status register indexing in pca955x_get_led() adds fa6d98c060 arm/aspeed: rainier: Add i2c eeproms and muxes adds c5811bb3b7 aspeed: Emulate the AST2600A3 adds 46560cb105 hw/misc: Add Infineon DPS310 sensor model adds b61ea6e7df arm/aspeed: Add DPS310 to Witherspoon and Rainier adds 9dca455683 hw/arm/aspeed: Initialize AST2600 UART clock selection registers adds 5d63d0c76c hw/arm/aspeed: Allow machine to set UART default adds febbe308bf hw/arm/aspeed: Add Fuji machine type adds 1c81a38c5a Merge remote-tracking branch 'remotes/legoater/tags/pull-asp [...] adds e59a7e0ec5 elf2dmp: Check curl_easy_setopt() return value adds f015cbb546 elf2dmp: Fail cleanly if PDB file specifies zero block_size adds b62ceeaf80 target/arm: Don't skip M-profile reset entirely in user mode adds 4a888072c8 target/arm: Always clear exclusive monitor on reset adds 1426f2449e target/arm: Consolidate ifdef blocks in reset adds 9cee1efe92 hw/intc: Set GIC maintenance interrupt level to only 0 or 1 adds 0130895ddf arm: Move PMC register definitions to internals.h adds 5b3e751724 hvf: Add execute to dirty log permission bitmap adds ce7f5b1c50 hvf: Introduce hvf_arch_init() callback adds a1477da3dd hvf: Add Apple Silicon support adds 219c101fa7 arm/hvf: Add a WFI handler adds 585df85efe hvf: arm: Implement -cpu host adds 2c9c0bf9d1 hvf: arm: Implement PSCI handling adds 844a06bbe4 arm: Add Hypervisor.framework build target adds dd43ac07ef hvf: arm: Add rudimentary PMC support adds 84848481c3 target/arm: Avoid goto_tb if we're trying to exit to the main loop adds 85e7d1e9ff target/arm: Enforce that FPDSCR.LTPSIZE is 4 on inbound migration adds 2670221397 target/arm: Add TB flag for "MVE insns not predicated" adds 451f9d66cf target/arm: Optimize MVE logic ops adds bc3087f253 target/arm: Optimize MVE arithmetic ops adds 4b1561c472 target/arm: Optimize MVE VNEG, VABS adds f8d94803f1 target/arm: Optimize MVE VDUP adds 5cf525a8a6 target/arm: Optimize MVE VMVN adds 752970ef7c target/arm: Optimize MVE VSHL, VSHR immediate forms adds a7789fabe1 target/arm: Optimize MVE VSHLL and VMOVL adds ce75c43f6d target/arm: Optimize MVE VSLI and VSRI adds 4b445c926a target/arm: Optimize MVE 1op-immediate insns adds 81ceb36b96 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds a44da25aa6 target/riscv: Update the ePMP CSR address adds 15732b8ed2 target/riscv: Fix satp write adds 0f0b70eeec target/riscv: Expose interrupt pending bits as GPIO lines adds a714b8aa02 hw/intc: sifive_clint: Use RISC-V CPU GPIO lines adds e5cc6aaeb5 hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines adds f436ecc315 hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines adds 57a3a62265 hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines adds 5bf6f1acdd hw/timer: Add SiFive PWM support adds ea6eaa0604 sifive_u: Connect the SiFive PWM device adds cc63a18282 hw/intc: Rename sifive_clint sources to riscv_aclint sources adds b8fb878aa2 hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT adds 0ffc1a9522 hw/riscv: virt: Re-factor FDT generation adds 954886ea6d hw/riscv: virt: Add optional ACLINT support to virt machine adds de7c7988d2 hw/dma: sifive_pdma: reset Next* registers when Control.clai [...] adds 9a8c26c08c hw/dma: sifive_pdma: claim bit must be set before DMA transactions adds e22d90f5f9 hw/dma: sifive_pdma: allow non-multiple transaction size tra [...] adds ae000c5f65 hw/dma: sifive_pdma: don't set Control.error if 0 bytes to transfer adds 758c07c9fc docs/system/riscv: sifive_u: Update U-Boot instructions adds c601354756 target/riscv: Backup/restore mstatus.SD bit when virtual reg [...] adds db70794ea8 target/riscv: csr: Rename HCOUNTEREN_CY and friends adds ed481d9837 hw/riscv: opentitan: Correct the USB Dev address adds 2c3e83f92d Merge remote-tracking branch 'remotes/alistair23/tags/pull-r [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 5 + accel/hvf/hvf-accel-ops.c | 21 +- contrib/elf2dmp/download.c | 22 +- contrib/elf2dmp/pdb.c | 4 + docs/system/riscv/sifive_u.rst | 50 +- docs/system/riscv/virt.rst | 10 + ebpf/meson.build | 2 +- hw/arm/Kconfig | 1 + hw/arm/aspeed.c | 182 ++- hw/arm/aspeed_ast2600.c | 14 +- hw/arm/aspeed_soc.c | 8 +- hw/dma/sifive_pdma.c | 54 +- hw/gpio/aspeed_gpio.c | 97 +- hw/intc/Kconfig | 2 +- hw/intc/arm_gicv3_cpuif.c | 5 +- hw/intc/ibex_plic.c | 17 +- hw/intc/meson.build | 2 +- hw/intc/riscv_aclint.c | 460 +++++++ hw/intc/sifive_clint.c | 287 ----- hw/intc/sifive_plic.c | 30 +- hw/misc/aspeed_scu.c | 40 +- hw/misc/pca9552.c | 2 +- hw/net/virtio-net.c | 39 +- hw/riscv/Kconfig | 13 +- hw/riscv/microchip_pfsoc.c | 13 +- hw/riscv/opentitan.c | 13 +- hw/riscv/shakti_c.c | 16 +- hw/riscv/sifive_e.c | 15 +- hw/riscv/sifive_u.c | 68 +- hw/riscv/spike.c | 16 +- hw/riscv/virt.c | 654 ++++++---- hw/sensor/Kconfig | 4 + hw/sensor/dps310.c | 225 ++++ hw/sensor/meson.build | 1 + hw/timer/Kconfig | 3 + hw/timer/ibex_timer.c | 17 +- hw/timer/meson.build | 1 + hw/timer/sifive_pwm.c | 468 +++++++ hw/timer/trace-events | 6 + hw/watchdog/wdt_aspeed.c | 26 +- include/hw/arm/aspeed.h | 1 + include/hw/arm/aspeed_soc.h | 1 + include/hw/intc/ibex_plic.h | 2 + include/hw/intc/riscv_aclint.h | 80 ++ include/hw/intc/sifive_clint.h | 60 - include/hw/intc/sifive_plic.h | 4 + include/hw/misc/aspeed_scu.h | 2 + include/hw/riscv/sifive_u.h | 14 +- include/hw/riscv/virt.h | 2 + include/hw/timer/ibex_timer.h | 2 + .../stm32f4xx_syscfg.h => timer/sifive_pwm.h} | 48 +- include/hw/watchdog/wdt_aspeed.h | 1 + include/sysemu/hvf_int.h | 12 +- meson.build | 8 + python/qemu/machine/machine.py | 7 +- python/setup.cfg | 3 +- target/arm/cpu.c | 56 +- target/arm/cpu.h | 6 +- target/arm/helper.c | 77 +- target/arm/hvf/hvf.c | 1278 ++++++++++++++++++++ target/arm/hvf/meson.build | 3 + target/arm/hvf/trace-events | 11 + target/arm/hvf_arm.h | 18 + target/arm/internals.h | 44 + target/arm/kvm_arm.h | 2 - target/arm/machine.c | 13 + target/arm/meson.build | 2 + target/arm/translate-m-nocp.c | 8 +- target/arm/translate-mve.c | 310 +++-- target/arm/translate-vfp.c | 33 +- target/arm/translate.c | 42 +- target/arm/translate.h | 2 + target/i386/hvf/hvf.c | 11 + target/riscv/cpu.c | 31 + target/riscv/cpu_bits.h | 12 +- target/riscv/cpu_helper.c | 3 +- target/riscv/csr.c | 26 +- tools/virtiofsd/fuse_virtio.c | 1 + tools/virtiofsd/passthrough_seccomp.c | 1 + 79 files changed, 4204 insertions(+), 946 deletions(-) create mode 100644 hw/intc/riscv_aclint.c delete mode 100644 hw/intc/sifive_clint.c create mode 100644 hw/sensor/dps310.c create mode 100644 hw/timer/sifive_pwm.c create mode 100644 include/hw/intc/riscv_aclint.h delete mode 100644 include/hw/intc/sifive_clint.h copy include/hw/{misc/stm32f4xx_syscfg.h => timer/sifive_pwm.h} (60%) create mode 100644 target/arm/hvf/hvf.c create mode 100644 target/arm/hvf/meson.build create mode 100644 target/arm/hvf/trace-events create mode 100644 target/arm/hvf_arm.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (4357f03d6611 -> 92477dd1faa6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from 4357f03d6611 Merge tag 'pm-5.15-rc2' of git://git.kernel.org/pub/scm/li [...] adds efafec27c565 spi: Fix tegra20 build with CONFIG_PM=n adds cc9d3aaa5331 alpha: make 'Jensen' IO functions build again adds cd395d529faf tgafb: clarify dependencies adds 3782326577d4 Revert "of: property: fw_devlink: Add support for "phy-han [...] adds e22e509c1cd9 dt-bindings: ufs: Add bindings for Samsung ufs host adds a11de92523f7 dt-bindings: net: dsa: sja1105: update nxp,sja1105.yaml reference adds c8087adc8865 dt-bindings: arm: mediatek: mmsys: update mediatek,mmsys.y [...] adds 31c8025fac3d of: restricted dma: Fix condition for rmem init adds 55c21d57eafb dt-bindings: arm: Fix Toradex compatible typo adds d1a88690cea3 Merge tag 'devicetree-fixes-for-5.15-2' of git://git.kerne [...] adds a8b92b8c1eac s390/pci_mmio: fully validate the VMA before calling follow_pte() adds d76b14f3971a s390/sclp: fix Secure-IPL facility detection adds 4b26ceac103b s390: update defconfigs adds 948e50551b9a s390/ap: fix kernel doc comments adds f5711f9df924 s390: remove WARN_DYNAMIC_STACK adds 93ff9f13be91 Merge tag 's390-5.15-3' of git://git.kernel.org/pub/scm/li [...] adds ab41f75ee6a0 alpha: mark 'Jensen' platform as no longer broken adds d4d016caa4b8 alpha: move __udiv_qrnnd library function to arch/alpha/lib/ adds b1044a9b8100 Revert drm/vc4 hdmi runtime PM changes adds 31ad37bd6faf Revert "drm/vc4: hdmi: Remove drm_encoder->crtc usage" adds 9caea0007601 parisc: Declare pci_iounmap() parisc version only when CON [...] adds 4fef6115903a alpha: enable GENERIC_PCI_IOMAP unconditionally adds bc1abb9e55ce dmascc: use proper 'virt_to_bus()' rather than casting to 'int' adds 7efbcc8c075c perf annotate: Fix fused instr logic for assembly functions adds ff6f41fbcee9 perf script: Fix ip display when type != attr->type adds 57f0ff059e3d perf machine: Initialize srcline string member in add_loca [...] adds aba5daeb6451 libperf evsel: Make use of FD robust. adds 219d720e6df7 perf bpf: Ignore deprecation warning when using libbpf's b [...] adds d94f395772ae Merge tag 'perf-tools-fixes-for-v5.15-2021-09-18' of git:/ [...] adds d62d5aed3354 checkkconfigsymbols.py: Forbid passing 'HEAD' to --commit adds aa0f5ea12e47 checkkconfigsymbols.py: Remove skipping of help lines in p [...] adds ec783c7cb249 gen_compile_commands: fix missing 'sys' package adds 4e70b646bae5 sh: Add missing FORCE prerequisites in Makefile adds 7c80144626db kbuild: Fix comment typo in scripts/Makefile.modpost adds 7fa6a2746616 x86/build: Do not add -falign flags unconditionally for clang adds 0664684e1ebd kbuild: Add -Werror=ignored-optimization-argument to CLANG_FLAGS adds 2f629969b01d Merge tag 'kbuild-fixes-v5.15' of git://git.kernel.org/pub [...] adds b871895b1482 powerpc/64s: system call scv tabort fix for corrupt irq so [...] adds 5379ef2a6043 selftests/powerpc: Add scv versions of the basic TM syscall tests adds ae7aaecc3f2f powerpc/64s: system call rfscv workaround for TM bugs adds 267cdfa21385 KVM: PPC: Book3S HV: Tolerate treclaim. in fake-suspend mo [...] adds 3a1e92d0896e powerpc/mce: Fix access error in mce handler adds c006a06508db powerpc/xics: Set the IRQ chip data for the ICS native backend adds 62453a460a00 Merge tag 'powerpc-5.15-2' of git://git.kernel.org/pub/scm [...] adds 7687201e37fa locking/rwbase: Properly match set_and_save_state() to res [...] adds 616be87eac9f locking/rwbase: Extract __rwbase_write_trylock() adds 81121524f1c7 locking/rwbase: Take care of ordering guarantee for fastpa [...] adds f5e29a26c42b Merge tag 'locking-urgent-2021-09-19' of git://git.kernel. [...] adds b89a05b21f46 events: Reuse value read using READ_ONCE instead of re-reading it adds fec3036200b7 Merge tag 'perf-urgent-2021-09-19' of git://git.kernel.org [...] adds aeef8b5089b7 x86/pat: Pass valid address to sanitize_phys() adds d7109fe3a099 x86/platform: Increase maximum GPIO number for X86_64 adds 34b1999da935 x86/mm: Fix kern_addr_valid() to cope with existing but no [...] adds 81065b35e248 x86/mce: Avoid infinite loop for copy from user recovery adds 20621d2f27a0 Merge tag 'x86_urgent_for_v5.15_rc2' of git://git.kernel.o [...] adds 316e8d79a095 pci_iounmap'2: Electric Boogaloo: try to make sense of it all adds e4e737bb5c17 Linux 5.15-rc2 adds d8b1e10a2b8e sparc64: fix pci_iounmap() when CONFIG_PCI is not set adds e8f71f89236e drm/nouveau/nvkm: Replace -ENOSYS with -ENODEV adds 863580418bc8 regulator: qcom-rpmh-regulator: fix pm8009-1 ldo7 resource name adds dc9660590d10 regulator: max14577: Revert "regulator: max14577: Add prop [...] adds 2ff59bad6f24 Merge tag 'regulator-fix-v5.15-rc2' of git://git.kernel.or [...] adds 5457773ef99f spi: rockchip: handle zero length transfers without timing out adds 2bab94090b01 spi: tegra20-slink: Declare runtime suspend and resume fun [...] adds 4c17ca27923c Merge tag 'spi-fix-v5.15-rc2' of git://git.kernel.org/pub/ [...] adds 099dd788e31b cifs: remove pathname for file from SPDX header adds 4c51de1e8f92 cifs: fix incorrect kernel doc comments adds e3fc065682eb cifs: Deferred close performance improvements adds 71826b068884 cifs: Fix soft lockup during fsstress adds 35866f3f779a cifs: Not to defer close on file when lock is set adds fdf507845879 Merge tag '5.15-rc1-smb3' of git://git.samba.org/sfrench/cifs-2.6 adds a9b3043de47b ksmbd: transport_rdma: Don't include rwlock.h directly adds f58eae6c5fa8 ksmbd: prevent out of share access adds 6d56262c3d22 ksmbd: add validation for FILE_FULL_EA_INFORMATION of smb2 [...] adds 707a63e9a9dd Merge tag '5.15-rc1-ksmbd' of git://git.samba.org/ksmbd adds 345e1ae0c6ba afs: Fix missing put on afs_read objects and missing get o [...] adds 581b2027af00 afs: Fix page leak adds 3978d8165239 afs: Add missing vnode validation checks adds 63d49d843ef5 afs: Fix incorrect triggering of sillyrename on 3rd-party [...] adds 6e0e99d58a65 afs: Fix mmap coherency vs 3rd-party changes adds 4fe6a946823a afs: Try to avoid taking RCU read lock when checking vnode [...] adds b537a3c21775 afs: Fix corruption in reads at fpos 2G-4G from an OpenAFS server adds 9d37e1cab2a9 afs: Fix updating of i_blocks on file/dir extension adds d9fb678414c0 Merge tag 'afs-fixes-20210913' of git://git.kernel.org/pub [...] adds d5f6545934c4 qnx4: work around gcc false positive warning bug adds 1511df6f5e9e s390/bpf: Fix branch shortening during codegen pass adds 6e61dc9da0b7 s390/bpf: Fix 64-bit subtraction of the -0x80000000 constant adds db7bee653859 s390/bpf: Fix optimizing out zero-extensions adds 92477dd1faa6 Merge tag 's390-5.15-ebpf-jit-fixes' of git://git.kernel.o [...] No new revisions were added by this update. Summary of changes: Documentation/devicetree/bindings/arm/tegra.yaml | 2 +- .../bindings/display/mediatek/mediatek,disp.txt | 2 +- .../bindings/ufs/samsung,exynos-ufs.yaml | 89 ++++++++++++++++++++ Documentation/networking/dsa/sja1105.rst | 2 +- Makefile | 2 +- arch/alpha/Kconfig | 3 +- arch/alpha/include/asm/asm-prototypes.h | 1 + arch/alpha/include/asm/jensen.h | 8 +- arch/alpha/kernel/sys_jensen.c | 10 +-- arch/alpha/lib/Makefile | 1 + arch/alpha/{math-emu/qrnnd.S => lib/udiv-qrnnd.S} | 2 + arch/alpha/math-emu/Makefile | 2 +- arch/alpha/math-emu/math.c | 2 - arch/parisc/lib/iomap.c | 4 +- arch/powerpc/kernel/interrupt.c | 43 ++++++++++ arch/powerpc/kernel/interrupt_64.S | 41 --------- arch/powerpc/kernel/mce.c | 17 +++- arch/powerpc/kvm/book3s_hv_rmhandlers.S | 36 +++++++- arch/powerpc/sysdev/xics/xics-common.c | 4 +- arch/s390/Kconfig | 10 --- arch/s390/Makefile | 7 -- arch/s390/configs/debug_defconfig | 8 +- arch/s390/configs/defconfig | 5 +- arch/s390/net/bpf_jit_comp.c | 70 +++++++++------- arch/s390/pci/pci_mmio.c | 4 +- arch/sh/boot/Makefile | 16 ++-- arch/sparc/lib/iomap.c | 2 + arch/x86/Kconfig | 5 ++ arch/x86/Makefile_32.cpu | 12 ++- arch/x86/kernel/cpu/mce/core.c | 43 +++++++--- arch/x86/mm/init_64.c | 6 +- arch/x86/mm/pat/memtype.c | 7 +- drivers/gpu/drm/nouveau/nvkm/engine/device/ctrl.c | 2 +- drivers/gpu/drm/vc4/vc4_hdmi.c | 84 +++++-------------- drivers/net/hamradio/dmascc.c | 6 +- drivers/of/device.c | 6 +- drivers/of/property.c | 2 - drivers/regulator/max14577-regulator.c | 2 - drivers/regulator/qcom-rpmh-regulator.c | 2 +- drivers/s390/char/sclp_early.c | 3 +- drivers/s390/crypto/ap_bus.c | 3 +- drivers/s390/crypto/ap_queue.c | 4 +- drivers/spi/spi-rockchip.c | 6 ++ drivers/spi/spi-tegra20-slink.c | 5 +- drivers/video/fbdev/Kconfig | 4 +- fs/afs/callback.c | 44 +++++++++- fs/afs/cell.c | 2 + fs/afs/dir.c | 57 ++++--------- fs/afs/dir_edit.c | 4 +- fs/afs/file.c | 86 ++++++++++++++++++- fs/afs/fs_probe.c | 8 +- fs/afs/fsclient.c | 31 ++++--- fs/afs/inode.c | 98 ++++++++++------------ fs/afs/internal.h | 21 +++++ fs/afs/protocol_afs.h | 15 ++++ fs/afs/protocol_yfs.h | 6 ++ fs/afs/rotate.c | 1 + fs/afs/server.c | 2 + fs/afs/super.c | 1 + fs/afs/write.c | 29 +++++-- fs/cifs/cache.c | 2 +- fs/cifs/cifs_debug.c | 1 - fs/cifs/cifs_fs_sb.h | 1 - fs/cifs/cifs_ioctl.h | 1 - fs/cifs/cifs_spnego.c | 2 +- fs/cifs/cifs_spnego.h | 2 +- fs/cifs/cifs_unicode.c | 1 - fs/cifs/cifsacl.c | 1 - fs/cifs/cifsacl.h | 1 - fs/cifs/cifsencrypt.c | 1 - fs/cifs/cifsfs.c | 1 - fs/cifs/cifsfs.h | 1 - fs/cifs/cifsglob.h | 2 +- fs/cifs/cifspdu.h | 1 - fs/cifs/cifsproto.h | 4 +- fs/cifs/cifssmb.c | 1 - fs/cifs/connect.c | 13 ++- fs/cifs/dir.c | 1 - fs/cifs/dns_resolve.c | 1 - fs/cifs/dns_resolve.h | 4 +- fs/cifs/export.c | 1 - fs/cifs/file.c | 3 +- fs/cifs/fscache.c | 2 +- fs/cifs/fscache.h | 2 +- fs/cifs/inode.c | 7 +- fs/cifs/ioctl.c | 3 +- fs/cifs/link.c | 1 - fs/cifs/misc.c | 42 +++++++++- fs/cifs/netmisc.c | 1 - fs/cifs/ntlmssp.h | 1 - fs/cifs/readdir.c | 1 - fs/cifs/rfc1002pdu.h | 1 - fs/cifs/sess.c | 1 - fs/cifs/smb2file.c | 1 - fs/cifs/smb2glob.h | 1 - fs/cifs/smb2inode.c | 1 - fs/cifs/smb2misc.c | 1 - fs/cifs/smb2pdu.c | 1 - fs/cifs/smb2pdu.h | 1 - fs/cifs/smb2proto.h | 1 - fs/cifs/smb2status.h | 1 - fs/cifs/smb2transport.c | 1 - fs/cifs/smberr.h | 1 - fs/cifs/transport.c | 1 - fs/cifs/winucase.c | 1 - fs/cifs/xattr.c | 1 - fs/ksmbd/misc.c | 76 +++++++++++++++-- fs/ksmbd/misc.h | 3 +- fs/ksmbd/smb2pdu.c | 18 ++-- fs/ksmbd/transport_rdma.c | 1 - fs/qnx4/dir.c | 36 ++++++-- fs/smbfs_common/smbfsctl.h | 2 +- include/asm-generic/io.h | 26 +----- include/asm-generic/iomap.h | 10 --- include/asm-generic/pci_iomap.h | 3 + include/linux/sched.h | 1 + include/trace/events/afs.h | 8 +- include/uapi/linux/cifs/cifs_mount.h | 1 - kernel/events/core.c | 2 +- kernel/locking/rwbase_rt.c | 65 +++++++++----- lib/pci_iomap.c | 43 ++++++++++ mm/memory.c | 1 + scripts/Makefile.clang | 5 ++ scripts/Makefile.modpost | 2 +- scripts/checkkconfigsymbols.py | 11 +-- scripts/clang-tools/gen_compile_commands.py | 1 + tools/lib/perf/evsel.c | 64 +++++++++----- tools/perf/builtin-script.c | 24 +++--- tools/perf/ui/browser.c | 33 ++++++-- tools/perf/ui/browser.h | 2 +- tools/perf/ui/browsers/annotate.c | 24 ++++-- tools/perf/util/bpf-event.c | 3 + tools/perf/util/machine.c | 1 + .../testing/selftests/powerpc/tm/tm-syscall-asm.S | 37 +++++++- tools/testing/selftests/powerpc/tm/tm-syscall.c | 36 ++++++-- 135 files changed, 1109 insertions(+), 551 deletions(-) create mode 100644 Documentation/devicetree/bindings/ufs/samsung,exynos-ufs.yaml rename arch/alpha/{math-emu/qrnnd.S => lib/udiv-qrnnd.S} (98%) create mode 100644 fs/afs/protocol_afs.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (57eda9beccfe -> abbb0f901ad8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 57eda9beccfe [MLIR][GPU] Add constant propagator for gpu.launch op adds 2790498178b4 Adjust the doc after the renaming of debuginfo-tests => cr [...] adds 23763dd7c9ea llvm doc: subversion isn't necessary in this example adds 8919e7b251f3 llvm doc: remove the old reference to subversion and add a [...] adds 0eb75a41c5d4 Revert "Check for invalid projects passed in LLVM_ENABLE_P [...] adds 9b889f826ff5 Thread safety analysis: Warn when demoting locks on back edges adds 31cca215654a Revert "OpenMP 5.0 metadirective" adds 0a1e569d37e0 [mlir-c] Add getting fused loc adds 1b2c36aa5fa0 [lld/mac] Fix comment typo to cycle bots adds 2b44a7325c56 [MLIR] Simplex: support adding new variables dynamically adds 48719e3b1861 [CodeGen] Use make_early_inc_range (NFC) adds 33afea548892 [MLIR] Simplex: rename num{Variables,Constraints} to getNu [...] adds cb5e3f795924 [ARM] Prevent large integer VQDMULH pattern crashes adds 7b25fa8c7a15 [Support] Attempt to fix deadlock in ThreadGroup adds 713c768a6d0e Check for invalid projects passed in LLVM_ENABLE_PROJECTS adds d841c72e09c8 Precommit tests for D109807 "[InstCombine] Narrow type of [...] adds 000875c127c7 OpenMP 5.0 metadirective adds 80110aafa09a [Tests] Fix incorrect noalias metadata adds abe21da670f9 [Tests] Fix noalias metadata in one more test adds 6a2c2263fbca [X86] Improve i8 all-ones element insertion in pre-SSE4.1 adds d2373c04a7cb DWARFDie.cpp: Reduce indentation with early continue adds ae0873483d93 DWARFDie:DWARFTypePrinter: Add common utility function for [...] adds dee5a8ca325f [RISCV] Optimize (add (shl x, c0), (shl y, c1)) with SH*ADD adds b7ec8f3dcbcd llvm/cmake: fix a typo adds e381d8b24329 [X86][Atom] Fix (U)COMISS/SD uops, latency and throughput adds 9de88fc0eac1 [mlir][emitc] Fix indent in CondBranchOp and block label adds 1da52ef2943b [ARM] Add VGETLANEu patterns for v4f16 and v8f16 adds 9555d1edb0d1 [InstCombine] add/adjust tests for min/max intrinsics; NFC adds 1e72ca94e579 [X86] combineX86ShufflesRecursively(): call SimplifyMultip [...] adds 0852313e4783 [NFC] combineX86ShufflesRecursively(): actually address ni [...] adds 07f1d8f0caa1 [X86] lowerShuffleAsDecomposedShuffleMerge(): if both inpu [...] adds 5f2fe48d06c7 [X86][TLI] SimplifyDemandedVectorEltsForTargetNode(): don' [...] adds cf8fac7d0730 [X86][Atom] Specific uops for all IMUL/IDIV instructions adds 2ca637c9769f llvm-dwarfdump: Refactor type pretty printing tests adds b7342e3137d8 [X86] Fold SHUFPS(shuffle(x),shuffle(y),mask) -> SHUFPS(x, [...] adds f855ef260148 [X86][Atom] Fix FP uops + port usage adds f09ca5c6461b DWARFDie: Improve type printing for function and array typ [...] adds a51fb58c557c DWARFDie.cpp: Minor follow-up clang-format adds 2bde3dcd32b3 [X86] Add test cases for pr51908. NFC adds 391fa371fdfb [X86] Remove Commutable flag from mpsadbw intrinsics. adds 372e2c24b6e1 llvm-dwarfdump: Pretty printing types including a space be [...] adds 5ba8020326a5 [DebugInfo][LSR] Emit shorter expressions from scev-based [...] adds 84b07c9b3aa7 [llvm] Use pop_back_val (NFC) adds 0e89ff8195e9 [X86] SimplifyDemandedBits - only narrow a broadcast sourc [...] adds 5bfe5207ef28 llvm-dwarfdump: Pretty print names qualified/with scopes adds 11e0b79b056a llvm-dwarfdump: Don't print even an empty string when a ty [...] adds 606ea0dd2a73 llvm-dwarfdump: support for type printing "decltype(nullpt [...] adds cb42bb355061 llvm-dwarfdump: pretty type printing: print fully qualifie [...] adds def15c5fb6a1 [SCEV] Support negative values in signed/unsigned predicat [...] adds 74670e79b0a0 [libc] Add implementations of div, ldiv, lldiv and imaxdiv. adds 471217cff8e5 Revert "Revert "[IndVars] Replace PHIs if loop exits on 1s [...] adds e9d34c54290e [NFC] Add assert and test showing that revert of D109596 w [...] adds 5252aa2981ba [libc][obvious] Make *abs and *div functions buildable in [...] adds f5b8f1247cd9 [libc][obvious] Add inttypes.h and stdlib.h as deps to *di [...] adds 966922320f09 [lldb] Remove two #ifndef linux from Platform.cpp adds 9a2255dfa012 [mlir][NFC] Add explicit "::mlir" namespace to tblgen gene [...] adds ec03bbe8a74a [mlir] Fix bug in partial dialect conversion adds 76cb876563d0 [MLIR] Simplex::appendVariable: early return if count == 0 adds 4b80f0125adc [CMake] Add debuginfo-tests to LLVM_ALL_PROJECTS after D110016 adds 7f6a4826ac49 [CaptureTracking] Allow passing LI to PointerMayBeCaptured [...] adds bdcf4b9b9620 [MLIR][Linalg] Make detensoring cost-model more flexible. adds 92904cc68fbc [lldb] [gdb-remote] Remove unused arg from GDBRemoteRegist [...] adds f6e0edc23e61 [lldb] [gdb-remote] Recognize aarch64v type from gdbserver adds 92c9b28347c3 Revert "[AArch64][SVE] Teach cost model that masked loads/ [...] adds 798e4bfbeda8 [mlir] Fix integration tests failures introduced in D108505 adds 13aa102e0769 AArch64: use ldp/stp for 128-bit atomic load/store in v.84 [...] adds ca3bebd8440f [OpenCL] Supports optional writing to 3d images in C++ for [...] adds 15feaaa359c7 Add myself as a code owner for SYCL support adds eb3af1e77341 [clang][NFC] Remove dead code adds c8cb7f611fdf [NewPM] Make InlinerPass (aka 'inline') a parameterized pass adds e4c46ddd91eb [GlobalISel] Improve elimination of dead instructions in l [...] adds b1099120ff96 [lldb] [gdb-remote] Always send PID when detaching w/ mult [...] adds d6929aaa67c7 [mlir][openacc] Make use of the second counter extension i [...] adds ea17b15f2dcd [MCA] InstructionTables::execute() - use const-ref iterato [...] adds 4ab7c0d3fa06 [X86] X86TargetTransformInfo - remove unnecessary if-else [...] adds 7fc12b822c5d MachOObjectFile - checkOverlappingElement - use const-ref [...] adds 6d7b3d6b3a8d Fix CLANG_ENABLE_STATIC_ANALYZER=OFF building all analyzer source adds 7b68c0725d89 pre-commit test for D109767 adds 817e23d481be [update_mir_test_checks.py] Use -NEXT FileCheck directories adds 3f90df22f1b7 [ARM] MVE reverse shuffles. adds fae57a6a9795 [Clang] [Fix] Clang build fails when build directory conta [...] adds 4737dcbc83e0 [lldb] [test] Add unittest for DynamicRegisterInfo::Finalize() adds ec50d351ffdd [lldb] [DynamicRegisterInfo] Unset value_regs/invalidate_r [...] adds 6de19ea4b626 Thread safety analysis: Drop special block handling adds 68914dc99083 [JITLink] Adopt forEachRelocation() helper in ELF x86-64 b [...] adds e8d81d80f660 [JITLink] Adopt forEachRelocation() helper in ELF RISCV ba [...] adds 680592b5d0a7 [AMDGPU] Regenerate checks adds f988f680649a [Analysis] Add support for vscale in computeKnownBitsFromOperator adds 5dee50111c13 [analyzer] Move docs of SmartPtr to correct subcategory adds 6db928b8f31b [mlir][linalg] Fusion on tensors. adds 444a5f304f6c [clangd] Bail-out when an empty compile flag is encountered adds 228dd20c3f1e [OpenCL] Supports atomics in C++ for OpenCL 2021 adds 5b47256fa540 [X86] Add test to show the effect caused by D109607. NFC adds 227673398c2d [X86] Always check the size of SourceTy before getting the [...] adds 5661317f864a [flang] Put intrinsic function table back into order adds bc69dd62c04a [SLP]Improve graph reordering. adds 09100c75b52d [mlir][linalg] Fix typo (NFC). adds 644b55d57ec7 [MLIR][SCF] Add for-to-while loop transformation pass adds 7be28d82b4ce [mlir][linalg] Add IndexOp support to fusion on tensors. adds 963d3a22b34d [DSE] Add additional tests to cover review comments. adds fe4b8467b5dc [lldb] Fix whitespace in CommandObjectTarget (NFC) adds a89bfc61203d [lldb] Extract adding symbols for UUID/File/Frame (NFC) adds 8700f2bd36bb [Verifier] Verify scoped noalias metadata adds d001ab82e410 [ELF] Don't fall back to .text for e_entry adds d85e347a28dc [RISCV] Add a pass to recognize VLS strided loads/store fr [...] adds 93604c9711cd [gn build] Port d85e347a28dc adds f3cfec9c9e6d [MCA] Fix a warning adds ecd52a5be9a1 [Verifier] Try to fix MSVC build adds a954bb18b143 [ELF] Add --why-extract= to query why archive members/lazy [...] adds 6e994a833e8b [lld] Remove timers.ll because inconsistent timers behavio [...] adds f4b5d597d86a Add use_default_shell_env = True to ctx.actions.run adds f18f1ab4fd8c Temporarily XFAIL MLIR test that fails the LLVM verifier a [...] adds 5edd79fc9725 Revert "[MLIR][SCF] Add for-to-while loop transformation pass" adds 3679d2001c87 [NCF][OpenMP] Fix metadirective test on SystemZ adds e31b2d7d7be9 [lldb][crashlog] Avoid specifying arch for image when a UU [...] adds 890027b31433 [RISCV] Add test cases showing failure to use .vf vector o [...] adds 04ab6c85ef74 [RISCV] Teach RISCVTargetLowering::shouldSinkOperands to s [...] adds d7d7060127b7 Eliminate _LIBCPP_EQUAL_DELETE in favor of `=delete`. adds a07727199db0 Revert code change of D63497 & D74399 for riscv64-*-linux [...] adds 6cd382bf2894 Revert "[CMake] Add debuginfo-tests to LLVM_ALL_PROJECTS a [...] adds 0b33890f4553 [mlir][Linalg] Add ConvolutionOpInterface. adds 63e0d038fc20 Diagnose -Wunused-value based on CFG reachability adds 01b097afd0ea Fix bad merge the removed switch case adds 1e45cd75dfb1 [OpenMP][host runtime] Fix indirect lock table race condition adds 4cf9bf6c9f64 [mlir][MemRef] Compute unused dimensions of a rank-reducin [...] adds dd0226561e86 [IR] Add helper to convert offset to GEP indices adds b64fdaa86b5b [gn build] Don't pass -Wl,-z,defs for sanitizer builds adds c4a406bbd0fe [lldb][NFC] Remove outdated FIXME adds df81bb71aa45 [libc++] [LIBCXX-DEBUG-FIXME] Constexpr char_traits::copy [...] adds d5db71d19f11 [libc++] [P0919] Some belated review on D87171. adds 792101fff749 [RISCV] Add test cases for missed opportunity to use vfmac [...] adds a95ba8107359 [RISCV] Teach RISCVTargetLowering::shouldSinkOperands to s [...] adds 55f0b3370871 [cmake] Put check from D110016 behind (default-on) flag adds 919783453536 Revert "Fix CLANG_ENABLE_STATIC_ANALYZER=OFF building all [...] adds fa822a2ee52f [DebugInfo] Add test for dumping DW_AT_defaulted adds c6e52b1e85c6 [RISCV] Add test cases for missed opportunities to use van [...] adds 16b5f4502c5b [NFC] [hwasan] Separate outline and inline instrumentation. adds 53720f74e4e3 [Polly] Partially fix scoped alias metadata adds 49e976c93432 [OpenMP][NVPTX] Fix a warning that data argument not used [...] adds 96d3319d6f02 Sema: relax va_start checking further for Windows AArch64 adds f9d69a0ab025 [GlobalISel] Implement support for the "trap-func-name" at [...] adds dc6e8dfdfe7e [AMDGPU][NFC] Correct typos in lib/Target/AMDGPU/AMDGPU*.c [...] adds 4edf46f72a8f [mlir][tosa] Remove the documentation requirement for elem [...] adds f11917057923 [clang] Fix a few comment typos to cycle bots adds 38ff7e11c04e [mlir][tosa] Add several binary elementwise to the list of [...] adds 4ceea7740990 [X86] Rename the X86WinAllocaExpander pass and related sym [...] adds 4e7c0a37c9c9 Update MLIR generate-test-checks.py to add the notice from [...] adds bb2506061b06 [mlir-tblgen] Add DagNode StaticMatcher. adds bde305baf631 [clang] Fix a few comment more typos to cycle bots adds 60ab6861ed13 [clang] Fix a few more comment typos to cycle bots adds f417d9d82111 [InstCombine] Eliminate vector reverse if all inputs/outpu [...] adds 1fb2e842a93a [mlir][python] Forward _OperationBase _CAPIPtr to the Operation. adds 4f21152af12b [mlir] Tighten verification of SparseElementsAttr adds 0cb5d7fc7fd3 [mlir] Add value_begin/value_end methods to DenseElementsAttr adds d80d3a358fff [mlir] Refactor ElementsAttr into an AttrInterface adds 85b4b21c8bba [llvm] Use make_early_inc_range (NFC) adds a06db78fd990 [NFC] Rename Context->CtxI in SCEV for uniformity reasons adds cad9f98a2ad9 [Polly] Don't generate inter-iteration noalias metadata. adds 073b254cffef [SimplifyCFG] Redirect switch cases that lead to UB into a [...] adds 58abc8c34bde [OpAsmParser] Add a parseCommaSeparatedList helper and bee [...] adds ea72b0319d7b BPF: make 32bit register spill with 64bit alignment adds 2c7d5fbc9ebf [SCEV] Generalize implication when signedness of FoundPred [...] adds 7091a7f781c9 [GlobalISel][Legalizer] Don't use eraseFromParentAndMarkDB [...] adds 129cf336041f [DSE][NFC] Rename Later->Killing, Earlier->Dead adds cc65e08fe7e1 [GlobalISel][Legalizer] Use ArtifactValueFinder first for [...] adds d87d1aa07612 [clangd] Deduplicate inlay hints adds 0d12c99191de [MLIR] Add mergeLocalIds and mergeSymbolIds adds 791b6ebc8668 [lldb] Speculative fix to TestGuiExpandThreadsTree adds 032cb1650fe6 [MLIR][SCF] Add for-to-while loop transformation pass adds b23d22f7d546 [PowerPC] NFC: Remove unused tblgen template args adds eccd477ce312 Add CMAKE_BUILD_TYPE to the list of BOOTSTRAP_DEFAULT_PASS [...] adds 7e7484a816a5 [flang][docs] Document plugin limitations adds 5c77ed0330c4 [MLIR] NFC. gpu.launch op argument const folder cleanup adds 57b8b5c114b6 [OpenCL] Test case for C++ for OpenCL 2021 in OpenCL C hea [...] adds 7b4cc09b1424 [LowerConstantIntrinsics] Fix heap-use-after-free bug in worklist adds 4d5d72542839 [SCEV] Add some asserts on availability of arguments of is [...] adds 8bc71856681c GlobalISel/Utils: Refactor constant splat match functions adds cd166fb2ef9c [SCEV] Use isAvailableAtLoopEntry in the asserts adds e83629280f32 [AArch64] Regenerate test lines in sve-implicit-zero-filling.ll adds 86dcb592069f [AMDGPU] Prefer v_fmac over v_fma only when no source modi [...] adds 598bebeaa645 [AMDGPU] Prefer fmac over fma when selecting FMA_W_CHAIN adds 6fe35ef41939 tsan: fix debug format strings adds 908256b0ea3e tsan: rearrange thread state callbacks (NFC) adds 9d7b7350c9e0 tsan: simplify thread context setting adds 0f83456cf5bf [CodeGen] SDDbgValue::getSDNodes() - use const-ref to avoi [...] adds f5d23d36de87 RewriteStatepointsForGC - Use const-ref iterator in for-ra [...] adds 20b58855e0cf [CodeGen] SelectionDAGBuilder - Use const-ref iterator in [...] adds fc8f1e4419d3 [InstCombine] foldConstantInsEltIntoShuffle - bail if we f [...] adds 9e4d72675f47 [AArch64] Improve schedule modelling on the Cortex-A55 adds ea27dd74972e [VectorCombine] Add tests which require DT to use info fro [...] adds a48b43f9816a [SystemZ] Emit EXRL target instructions before text secti [...] adds e9ea03c62ccc [llvm] Pass LLVM_CHECK_ENABLED_PROJECTS through in cross builds adds 043733d67731 [IR] Add the constructor of ShuffleVector for one-input-vector. adds b8e7f5320825 [AMDGPU][MC][GFX10] Enabled dlc for FLAT and GLOBAL atomics adds af1c5312d760 [InstCombine] add tests for mask-shift with trunc; NFC adds 17a26f585127 [NFC] Update the list of subprojects in docs. adds ee31ad0ab5f7 [clang-offload-bundler][docs][NFC] Add archive unbundling [...] adds 69921f6f4558 [InstCombine] Improve TryToSinkInstruction with multiple uses adds 32b994bca666 [OpenCL] Defines helper function for OpenCL default address space adds b3052013b436 [RISCV] Optimize (add (mul x, c0), c1) adds 744ec74b305a [NFC] `goto fail` has failed us in the past... adds c8eed8f9a7e0 [mlir][linalg] Assert tile loop nest invariants in fusion. adds 0d2c54e851f1 [mlir][Linalg] Revisit RAW dependence interference in comp [...] adds 101d017a6438 [mlir][Linalg] Revisit heuristic ordering of tensor.insert [...] adds a502294b2d95 [AArch64] Regenerate test lines in and-mask-removal.ll adds 9ae4275557ca [clang][NFC] Fix needless double-parenthisation adds f3366983f0aa AMDGPU/GlobalISel: Restore run line erased in D109154 by mistake adds 3500e7d2b0f1 [AMDGPU][MC][GFX7][GFX10] Corrected image_atomic_fcmpswap adds 9072f1b5f813 [mlir][linalg] Add isPermutation helper (NFC). adds 8b5236def5a1 [mlir][linalg] Simplify slice dim computation for fusion o [...] adds 624e4d087efd [GlobalISel] Support ConstantAsMetadata in IRTranslator adds 5fb3ae525ffa [SelectionDAG] Re-calculate scoped AA metadata when mergin [...] adds 5131037ea96f [ValueTracking,VectorCombine] Allow passing DT to computeC [...] adds 11c533e1ea38 [sanitizer coverage] write the pc-table at the process exit adds 08ef71ca92d9 [InstCombine] move/add tests for trunc-of-lshr; NFC adds 54229cd9e44f [CodeGen] Remove redundant declaration getFileType (NFC) adds 57939309501c [PowerPC] Fix signature of lxvp and stxvp builtins adds c0fdfc9af233 [InstCombine] powi(x, y) * powi(x, z) -> powi(x, y + z) adds 73a8bcd78921 Revert "Diagnose -Wunused-value based on CFG reachability" adds 8c68bd480f3d [OpenMP][NFC] Add declare variant and metadirective to sup [...] adds a04a6ce7726b [libc++][format] Adds parser std-format-spec. adds a3bb4f145599 [gn build] Port a04a6ce7726b adds 908c11544212 [lldb/win] Default to native PDB reader when LLVM_ENABLE_D [...] adds aeb63d464f30 [RISCV] Teach RISCVTargetLowering::shouldSinkOperands to s [...] adds ab6a69dfea64 [LV] Fix crash for reverse interleaved loads with gap unde [...] adds 2af57b6099e1 [PowerPC] Add prefix load pattern for fpext to v2f64 adds 1d66649adf28 [OpenMP] Codegen aggregate for outlined function captures adds 78b51c7a2cb6 [LSR] Make sure that Factor fits into Base type adds 7c975665b47c [RISCV] Make some arrays of constants 'static const'. NFC adds cbdf624bb82b [AMDGPU] Correctly merge alias.scope and noalias metadata [...] adds b5fbbdd2025f Teach InstCombine to eliminate malloc-realloc-free triplets. adds 1a33294652b2 [AMDGPU] Filtering out the inactive lanes bits when loweri [...] adds 131e8786640a Print nullptr_t namespace qualified within std:: adds 2d1ffad01074 [IR] Re-group AAMDNodes relevant interfaces. NFC. adds 49c519a84856 DebugInfo: Rebuild decltype(nullptr) as 'std::nullptr_t' adds 9149ae09bd1e Support value-typed references in iterator facade's operator->() adds 40e971a21052 nullptr printing - update for a change to clang type print [...] adds f2fa6ad0476b [MergeICmps] Don't reorder unmerged comparisons adds 33e1713a00a5 [Bazel] Add support for targeting macOS arm64 adds d9308aa39b23 [clang] don't mark as Elidable CXXConstruct expressions us [...] adds e4a1af37249d [MergeICmps] Remove unused NumMerged variable adds 248342b7c729 [OpenMP][OMPD] Fix compile error when OMPD is not supported adds 43d6991c2a4c [IR] Look through bitcast in hasFnAttribute() adds 2f6b07316f56 [InstCombine] fold cast of right-shift if high bits are no [...] adds c9af0e61fa85 [libc++] counting_semaphore should not be default-constructible. adds ac90dfc43a01 Revert "[OpenMP] Codegen aggregate for outlined function c [...] adds cd5f582c3dd7 MemoryBuiltins: update comment; NFC adds 52832cd917af [CodeGen] regenerate test checks; NFC adds b93359ea3fe5 [PowerPC] Support for vector bool int128 on vector compari [...] adds 7550f146ff75 [X86] Clear kill flags when rewriting SETCC uses in flag c [...] adds 51a82e051e7c Revert "[X86] Clear kill flags when rewriting SETCC uses i [...] adds e1ed02181ffc [clang] Make -Rpass imply -Rpass=.* adds e95731cca7ec [OpenMP] Add thread ID function into new RTL adds 32ab405717ec [LTO] Emit DebugLoc for dead function in optimization remarks adds b81e26c7f470 Recommit "[X86] Clear kill flags when rewriting SETCC uses [...] adds bdaf038266c2 [mlir] Always create a list of alias scopes when emitting LLVM IR adds 264999957995 [asan] Fixed a bug causing a crash when redzone optimizati [...] adds e42234383e2c Make DiagnosticInfoResourceLimit's limit param required adds 45c0ebe00efb [libc++] Surpress -Wunused-value warning in variant adds 645b8f5365de [AArch64][SVE] Add patterns to generate ADR instruction adds 22ea0cea595e [compiler-rt] [windows] Add more assembly patterns for int [...] adds 56dec4be9bd3 [Sanitizer] Allow setting the report path to create directory adds f8b1cc365786 [libc++abi] Remove unnecessary atomic_support.h header fro [...] adds 5f187f0afaad [SamplePGO] Add switch to honor zero count on block level [...] adds 7a320b279d07 [libcxx][AIX] Remove locale fallbacks for old OS levels adds da93829b4415 [DialectAsmPrinter] Add missing 'printAttributeWithoutType [...] adds 7acd1807dd68 [Sanitizer] Modify test to avoid bot timeouts adds a83eda591c10 [RISCV][NFC] Deleted useless lines in clang tests. adds d9aff62560e1 [NFC] Fix typo. adds d31dfc301157 DebugInfo: Unify some printing policy adjustments adds db6f1e8a8857 DebugInfo: Don't suppress inline namespaces when printing [...] adds 4c2ee571482e AMDGPU: Fix test relying on incompatible attributes adds bc4a23811b02 [libc++][test] Fix iterator assertion in span.cons/deduct. [...] adds ffa9fa9ed232 [PowerPC] prepare for udpate form with non-const increment. adds ec55dcedcec1 AMDGPU: Refactor getWavesPerEU to separate flat workgroup [...] adds e247fed23b92 [RISCV] add Half-precision test for clang adds 2ff049b12ee3 DebugInfo: Don't use preferred template names in debug info adds 84d07f4dfea3 [libc++] Add some missing _LIBCPP_HIDE_FROM_ABI markup adds 1d8bbafed202 [RISCV][NFC] Fix clang test for vloxei/vluxei adds 128a9e1cb480 [mlir][sparse] cleanup ABI issues in C interface with memrefs new 957514eb9e71 [PowerPC] add testcase for chain commoning; nfc new 20ee72d4ccb1 tsan: don't call dlsym during exit new cf93f7677de3 tsan: move errno spoiling reporting into a separate functi [...] new 41f8ef3e3183 tsan: enable sse4.2 in tests new ced20c667297 [Polly] Add -polly-reschedule and -polly-postopts options. new db2f870fe3dc tsan: reset destination range in Java heap move new 82e593cf900d tsan: uninline Enable/DisableIgnores new 4986959eb214 tsan: prepare for trace mapping removal new 47f79c605776 [lldb] Add --stack option to `target symbols add` command new abbb0f901ad8 [flang] Change complex type define in runtime for clang-cl The 10 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: README.md | 5 +- clang-tools-extra/clangd/CompileCommands.cpp | 14 +- clang-tools-extra/clangd/Compiler.cpp | 2 + clang-tools-extra/clangd/InlayHints.cpp | 6 + clang-tools-extra/clangd/Protocol.cpp | 8 + clang-tools-extra/clangd/Protocol.h | 2 + .../clangd/unittests/CompileCommandsTests.cpp | 7 + .../clangd/unittests/CompilerTests.cpp | 11 + .../clangd/unittests/InlayHintTests.cpp | 14 +- clang/CMakeLists.txt | 1 + clang/CODE_OWNERS.TXT | 4 + clang/docs/ClangOffloadBundler.rst | 87 +- clang/docs/OpenMPSupport.rst | 4 +- clang/docs/analyzer/checkers.rst | 27 +- clang/include/clang/AST/ASTContext.h | 6 + clang/include/clang/AST/PrettyPrinter.h | 4 +- clang/include/clang/Basic/BuiltinsPPC.def | 8 +- clang/include/clang/Sema/Initialization.h | 16 +- clang/lib/AST/ASTContext.cpp | 8 +- clang/lib/AST/ASTImporter.cpp | 2 +- clang/lib/AST/CommentBriefParser.cpp | 2 +- clang/lib/AST/ComparisonCategories.cpp | 2 +- clang/lib/AST/DeclCXX.cpp | 2 +- clang/lib/AST/DeclTemplate.cpp | 2 +- clang/lib/AST/Expr.cpp | 7 +- clang/lib/AST/ExprConstant.cpp | 17 +- clang/lib/AST/Interp/Descriptor.h | 2 +- clang/lib/AST/Interp/Function.h | 2 +- clang/lib/AST/Interp/InterpStack.h | 2 +- clang/lib/AST/Interp/InterpState.h | 2 +- clang/lib/AST/Interp/Opcodes.td | 2 +- clang/lib/AST/Interp/Program.cpp | 2 +- clang/lib/AST/MicrosoftMangle.cpp | 2 +- clang/lib/AST/RecordLayoutBuilder.cpp | 4 +- clang/lib/AST/Type.cpp | 2 +- clang/lib/AST/TypePrinter.cpp | 8 +- clang/lib/Analysis/ThreadSafety.cpp | 88 +- clang/lib/CodeGen/CGDebugInfo.cpp | 22 +- clang/lib/CodeGen/CGExprCXX.cpp | 19 +- clang/lib/CodeGen/TargetInfo.cpp | 14 +- clang/lib/Driver/ToolChains/Gnu.cpp | 10 +- clang/lib/Format/ContinuationIndenter.cpp | 2 +- clang/lib/Format/Format.cpp | 2 +- clang/lib/Format/MacroExpander.cpp | 2 +- clang/lib/Format/TokenAnnotator.cpp | 10 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 2 +- clang/lib/Format/WhitespaceManager.h | 2 +- clang/lib/Frontend/CompilerInvocation.cpp | 21 +- .../Frontend/CreateInvocationFromCommandLine.cpp | 1 + clang/lib/Frontend/FrontendAction.cpp | 65 +- clang/lib/Headers/altivec.h | 30 + clang/lib/Headers/opencl-c-base.h | 4 +- clang/lib/Headers/opencl-c.h | 76 +- clang/lib/Sema/Sema.cpp | 4 +- clang/lib/Sema/SemaCXXScopeSpec.cpp | 2 +- clang/lib/Sema/SemaChecking.cpp | 26 +- clang/lib/Sema/SemaCodeComplete.cpp | 2 +- clang/lib/Sema/SemaConcept.cpp | 6 +- clang/lib/Sema/SemaCoroutine.cpp | 2 +- clang/lib/Sema/SemaDeclAttr.cpp | 4 +- clang/lib/Sema/SemaDeclCXX.cpp | 15 +- clang/lib/Sema/SemaDeclObjC.cpp | 4 +- clang/lib/Sema/SemaExpr.cpp | 2 +- clang/lib/Sema/SemaExprCXX.cpp | 5 +- clang/lib/Sema/SemaInit.cpp | 4 +- clang/lib/Sema/SemaLambda.cpp | 3 +- clang/lib/Sema/SemaLookup.cpp | 2 +- clang/lib/Sema/SemaObjCProperty.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 4 +- clang/lib/Sema/SemaStmt.cpp | 12 +- clang/lib/Sema/SemaTemplate.cpp | 4 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 9 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 6 +- clang/lib/Sema/SemaType.cpp | 18 +- clang/lib/Sema/TreeTransform.h | 8 +- clang/test/AST/ast-dump-recovery.cpp | 2 +- .../Analysis/plist-diagnostics-template-record.cpp | 2 +- clang/test/CXX/drs/dr15xx.cpp | 4 +- clang/test/CXX/drs/dr6xx.cpp | 2 +- .../CXX/temp/temp.arg/temp.arg.nontype/p1-11.cpp | 4 +- clang/test/CXX/temp/temp.param/p10-2a.cpp | 4 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vaadd.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vadc.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vadd.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamoadd.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamoand.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamomax.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamomin.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamoor.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vamoswap.c | 210 -- clang/test/CodeGen/RISCV/rvv-intrinsics/vamoxor.c | 140 - clang/test/CodeGen/RISCV/rvv-intrinsics/vand.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vasub.c | 176 - .../test/CodeGen/RISCV/rvv-intrinsics/vcompress.c | 57 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vdiv.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vfabs.c | 128 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfadd.c | 60 + clang/test/CodeGen/RISCV/rvv-intrinsics/vfclass.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfcvt.c | 759 +++- clang/test/CodeGen/RISCV/rvv-intrinsics/vfdiv.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfirst.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vfmacc.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmadd.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmax.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmerge.c | 66 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmin.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmsac.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmsub.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmul.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmv.c | 192 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfncvt.c | 899 ++++- clang/test/CodeGen/RISCV/rvv-intrinsics/vfneg.c | 128 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmacc.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmadd.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmsac.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmsub.c | 261 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrdiv.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrec7.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredmax.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredmin.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredsum.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsqrt7.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsub.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsgnj.c | 759 +++- .../CodeGen/RISCV/rvv-intrinsics/vfslide1down.c | 129 +- .../test/CodeGen/RISCV/rvv-intrinsics/vfslide1up.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsqrt.c | 129 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsub.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwadd.c | 395 ++- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwcvt.c | 745 +++- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmacc.c | 199 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmsac.c | 199 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmul.c | 199 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwnmacc.c | 199 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwnmsac.c | 199 +- .../test/CodeGen/RISCV/rvv-intrinsics/vfwredosum.c | 121 +- .../test/CodeGen/RISCV/rvv-intrinsics/vfwredsum.c | 121 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwsub.c | 395 ++- clang/test/CodeGen/RISCV/rvv-intrinsics/vid.c | 44 - clang/test/CodeGen/RISCV/rvv-intrinsics/viota.c | 44 - clang/test/CodeGen/RISCV/rvv-intrinsics/vleff.c | 265 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlmul.c | 513 +-- clang/test/CodeGen/RISCV/rvv-intrinsics/vloxei.c | 2333 ++++++------- clang/test/CodeGen/RISCV/rvv-intrinsics/vloxseg.c | 3631 +++++++++++++++++++- clang/test/CodeGen/RISCV/rvv-intrinsics/vlse.c | 229 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlseg.c | 1628 +++++++++ clang/test/CodeGen/RISCV/rvv-intrinsics/vlsegff.c | 1828 ++++++++++ clang/test/CodeGen/RISCV/rvv-intrinsics/vlsseg.c | 915 ++++- clang/test/CodeGen/RISCV/rvv-intrinsics/vluxei.c | 2334 ++++++------- clang/test/CodeGen/RISCV/rvv-intrinsics/vluxseg.c | 3631 +++++++++++++++++++- clang/test/CodeGen/RISCV/rvv-intrinsics/vmacc.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmadc.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmadd.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmand.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmax.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmclr.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmerge.c | 154 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfeq.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfge.c | 254 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfgt.c | 254 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfle.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmflt.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfne.c | 255 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmin.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmmv.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmnand.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmnor.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmnot.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmor.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsbc.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsbf.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmseq.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmset.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsge.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsgt.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsif.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsle.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmslt.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsne.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmsof.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmul.c | 440 --- clang/test/CodeGen/RISCV/rvv-intrinsics/vmv.c | 242 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmxnor.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vmxor.c | 7 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnclip.c | 120 - clang/test/CodeGen/RISCV/rvv-intrinsics/vncvt.c | 60 - clang/test/CodeGen/RISCV/rvv-intrinsics/vneg.c | 44 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnmsac.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnmsub.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnot.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnsra.c | 60 - clang/test/CodeGen/RISCV/rvv-intrinsics/vnsrl.c | 60 - clang/test/CodeGen/RISCV/rvv-intrinsics/vor.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vpopc.c | 14 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredand.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredmax.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredmin.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredor.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredsum.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vredxor.c | 88 - .../CodeGen/RISCV/rvv-intrinsics/vreinterpret.c | 411 +-- clang/test/CodeGen/RISCV/rvv-intrinsics/vrem.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vrgather.c | 641 ++-- clang/test/CodeGen/RISCV/rvv-intrinsics/vrsub.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsadd.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsbc.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsetvl.c | 22 - .../test/CodeGen/RISCV/rvv-intrinsics/vsetvlmax.c | 22 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsext.c | 56 - .../CodeGen/RISCV/rvv-intrinsics/vslide1down.c | 88 - .../test/CodeGen/RISCV/rvv-intrinsics/vslide1up.c | 88 - .../test/CodeGen/RISCV/rvv-intrinsics/vslidedown.c | 217 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vslideup.c | 217 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsll.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsmul.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxei.c | 805 ++--- clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxseg.c | 1783 +++++++++- clang/test/CodeGen/RISCV/rvv-intrinsics/vsra.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsrl.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsse.c | 229 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsseg.c | 451 ++- clang/test/CodeGen/RISCV/rvv-intrinsics/vssra.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vssrl.c | 88 - clang/test/CodeGen/RISCV/rvv-intrinsics/vssseg.c | 451 ++- clang/test/CodeGen/RISCV/rvv-intrinsics/vssub.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsub.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxei.c | 805 ++--- clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxseg.c | 1783 +++++++++- .../test/CodeGen/RISCV/rvv-intrinsics/vundefined.c | 104 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vwadd.c | 240 -- clang/test/CodeGen/RISCV/rvv-intrinsics/vwcvt.c | 60 - clang/test/CodeGen/RISCV/rvv-intrinsics/vwmacc.c | 210 -- clang/test/CodeGen/RISCV/rvv-intrinsics/vwmul.c | 180 - clang/test/CodeGen/RISCV/rvv-intrinsics/vwredsum.c | 72 - clang/test/CodeGen/RISCV/rvv-intrinsics/vwsub.c | 240 -- clang/test/CodeGen/RISCV/rvv-intrinsics/vxor.c | 176 - clang/test/CodeGen/RISCV/rvv-intrinsics/vzext.c | 56 - clang/test/CodeGen/X86/va-arg-sse.c | 101 + clang/test/CodeGen/aapcs-bitfield.c | 256 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_cntb.c | 8 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_cntd.c | 8 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_cnth.c | 8 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_cntw.c | 8 +- .../aarch64-sve-intrinsics/acle_sve_len-bfloat.c | 4 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_len.c | 44 +- clang/test/CodeGen/builtins-ppc-p10vector.c | 44 + clang/test/CodeGen/builtins-ppc-pair-mma.c | 64 +- clang/test/CodeGen/nrvo-tracking.cpp | 37 + clang/test/CodeGenCXX/copy-elision.cpp | 34 + clang/test/CodeGenCXX/debug-info-template.cpp | 32 + clang/test/Frontend/optimization-remark-analysis.c | 4 +- clang/test/Frontend/optimization-remark.c | 8 +- clang/test/Headers/opencl-c-header.cl | 7 +- .../Misc/backend-resource-limit-diagnostics.cl | 2 +- .../backend-stack-frame-diagnostics-fallback.cpp | 2 +- clang/test/Misc/opencl-c-3.0.incorrect_options.cl | 2 + clang/test/OpenMP/metadirective_ast_print.c | 4 +- .../OpenMP/metadirective_device_kind_codegen.c | 1 - .../OpenMP/metadirective_implementation_codegen.c | 1 - clang/test/OpenMP/metadirective_messages.cpp | 4 +- clang/test/OpenMP/task_affinity_messages.cpp | 2 +- clang/test/OpenMP/task_depend_messages.cpp | 2 +- clang/test/PCH/thread-safety-attrs.cpp | 11 +- clang/test/Sema/builtins-arm64-mte.c | 2 +- clang/test/Sema/format-strings-pedantic.c | 2 +- clang/test/Sema/microsoft-varargs.c | 97 + clang/test/Sema/ppc-pair-mma-types.c | 14 +- clang/test/SemaCXX/cxx0x-noexcept-expression.cpp | 2 +- clang/test/SemaCXX/cxx2a-explicit-bool.cpp | 2 +- clang/test/SemaCXX/nullability.cpp | 4 +- clang/test/SemaCXX/nullptr.cpp | 2 +- clang/test/SemaCXX/warn-thread-safety-analysis.cpp | 61 +- clang/test/SemaOpenCL/unsupported-image.cl | 3 +- clang/test/SemaTemplate/deduction-guide.cpp | 2 +- clang/test/SemaTemplate/deduction.cpp | 2 +- clang/test/SemaTemplate/friend.cpp | 2 +- .../test/SemaTemplate/instantiate-local-class.cpp | 2 +- clang/tools/driver/CMakeLists.txt | 2 +- compiler-rt/lib/interception/interception_win.cpp | 46 + .../interception/tests/interception_win_test.cpp | 45 + .../sanitizer_common/sanitizer_common_nolibc.cpp | 1 + .../sanitizer_coverage_libcdep_new.cpp | 39 +- .../lib/sanitizer_common/sanitizer_file.cpp | 15 + compiler-rt/lib/sanitizer_common/sanitizer_file.h | 2 + .../sanitizer_common/sanitizer_posix_libcdep.cpp | 2 + compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 2 + .../sanitizer_common/tests/sanitizer_libc_test.cpp | 14 + compiler-rt/lib/tsan/rtl/tsan_interceptors.h | 14 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 67 +- compiler-rt/lib/tsan/rtl/tsan_interface.h | 6 - compiler-rt/lib/tsan/rtl/tsan_interface_java.cpp | 47 +- compiler-rt/lib/tsan/rtl/tsan_mman.cpp | 4 +- compiler-rt/lib/tsan/rtl/tsan_platform_posix.cpp | 19 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 16 +- compiler-rt/lib/tsan/rtl/tsan_rtl.h | 5 + compiler-rt/lib/tsan/rtl/tsan_rtl_mutex.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_rtl_report.cpp | 21 +- compiler-rt/lib/tsan/rtl/tsan_rtl_thread.cpp | 217 +- compiler-rt/lib/tsan/tests/CMakeLists.txt | 2 + .../TestCases/Linux/decorate_proc_maps.cpp | 4 - .../Posix/sanitizer_set_report_path_test.cpp | 4 +- ...er_coverage_inline8bit_counter_default_impl.cpp | 4 +- compiler-rt/test/tsan/java_move_overlap_race.cpp | 9 +- compiler-rt/test/tsan/java_race_move.cpp | 6 +- compiler-rt/test/tsan/signal_exit.cpp | 22 + flang/docs/FlangDriver.md | 17 + flang/lib/Evaluate/intrinsics.cpp | 9 +- flang/runtime/complex-reduction.c | 6 +- flang/runtime/complex-reduction.h | 2 +- flang/unittests/Evaluate/intrinsics.cpp | 4 +- libc/config/linux/aarch64/entrypoints.txt | 16 +- libc/config/linux/api.td | 47 + libc/config/linux/x86_64/entrypoints.txt | 10 +- libc/spec/stdc.td | 30 +- libc/src/__support/integer_operations.h | 7 + libc/src/inttypes/CMakeLists.txt | 11 + libc/src/inttypes/imaxdiv.cpp | 21 + .../integer_operations.h => inttypes/imaxdiv.h} | 16 +- libc/src/stdlib/CMakeLists.txt | 81 +- libc/src/stdlib/div.cpp | 21 + lld/ELF/MapFile.h => libc/src/stdlib/div.h | 22 +- libc/src/stdlib/ldiv.cpp | 21 + lld/ELF/MapFile.h => libc/src/stdlib/ldiv.h | 22 +- libc/src/stdlib/lldiv.cpp | 21 + lld/ELF/MapFile.h => libc/src/stdlib/lldiv.h | 22 +- libc/test/src/inttypes/CMakeLists.txt | 13 + .../test/src/inttypes/imaxdiv_test.cpp | 17 +- libc/test/src/stdlib/CMakeLists.txt | 39 + libc/test/src/stdlib/DivTest.h | 37 + .../MapFile.h => libc/test/src/stdlib/div_test.cpp | 17 +- .../test/src/stdlib/ldiv_test.cpp | 17 +- .../test/src/stdlib/lldiv_test.cpp | 17 +- libcxx/docs/Status/Cxx20Issues.csv | 2 +- libcxx/docs/Status/Cxx20Papers.csv | 4 +- libcxx/include/CMakeLists.txt | 2 +- .../include/__compare/common_comparison_category.h | 4 +- libcxx/include/__compare/ordering.h | 161 +- libcxx/include/__config | 6 - libcxx/include/__format/formatter.h | 1 + libcxx/include/__format/parser_std_format_spec.h | 722 ++++ libcxx/include/__mutex_base | 4 +- libcxx/include/__string | 26 +- libcxx/include/__support/ibm/locale_mgmt_aix.h | 84 - libcxx/include/__support/ibm/xlocale.h | 203 +- libcxx/include/__tree | 12 +- libcxx/include/format | 1 + libcxx/include/map | 28 +- libcxx/include/module.modulemap | 15 +- libcxx/include/semaphore | 6 +- libcxx/include/unordered_map | 158 +- libcxx/include/unordered_set | 134 +- libcxx/include/variant | 2 +- libcxx/src/include/atomic_support.h | 2 +- .../parser_std_format_spec.module.verify.cpp | 16 + .../format.string.std/concepts_precision.h | 21 + .../std_format_spec_integral.pass.cpp | 313 ++ .../std_format_spec_string.pass.cpp | 380 ++ .../format.string.std/test_exception.h | 51 + .../unord/unord.map/contains.transparent.pass.cpp | 29 +- .../unord/unord.map/count.transparent.pass.cpp | 29 +- ...t.pass.cpp => equal_range.transparent.pass.cpp} | 31 +- .../equal_range_const.transparent.pass.cpp | 65 - ...nsparent.pass.cpp => find.transparent.pass.cpp} | 31 +- .../unord.map/find_const.transparent.pass.cpp | 65 - .../unord.multimap/contains.transparent.pass.cpp | 32 +- .../unord.multimap/count.transparent.pass.cpp | 29 +- ...t.pass.cpp => equal_range.transparent.pass.cpp} | 31 +- .../equal_range_const.transparent.pass.cpp | 65 - ...nsparent.pass.cpp => find.transparent.pass.cpp} | 31 +- .../unord.multimap/find_const.transparent.pass.cpp | 65 - .../unord.multiset/contains.transparent.pass.cpp | 31 +- .../unord.multiset/count.transparent.pass.cpp | 28 +- .../equal_range.transparent.pass.cpp} | 32 +- .../equal_range_const.transparent.pass.cpp | 64 - .../equal_range_non_const.transparent.pass.cpp | 64 - ...nsparent.pass.cpp => find.transparent.pass.cpp} | 30 +- .../unord.multiset/find_const.transparent.pass.cpp | 64 - .../unord/unord.set/contains.transparent.pass.cpp | 30 +- .../unord/unord.set/count.transparent.pass.cpp | 28 +- ...t.pass.cpp => equal_range.transparent.pass.cpp} | 30 +- ...nsparent.pass.cpp => find.transparent.pass.cpp} | 30 +- .../unord.set/find_const.transparent.pass.cpp | 64 - .../std/containers/views/span.cons/deduct.pass.cpp | 47 +- .../char.traits.specializations.char/copy.pass.cpp | 2 - .../copy.pass.cpp | 2 - .../copy.pass.cpp | 2 - .../copy.pass.cpp | 1 - .../copy.pass.cpp | 2 - .../string.view/string.view.ops/copy.pass.cpp | 1 - .../std/thread/thread.semaphore/binary.pass.cpp | 3 + .../thread/thread.semaphore/ctor.compile.pass.cpp | 30 + .../test/std/thread/thread.semaphore/max.pass.cpp | 7 +- libcxx/test/support/is_transparent.h | 81 - libcxx/test/support/test_transparent_unordered.h | 157 +- libcxxabi/src/CMakeLists.txt | 4 +- libcxxabi/src/cxa_default_handlers.cpp | 2 +- libcxxabi/src/cxa_exception.cpp | 2 +- libcxxabi/src/cxa_guard_impl.h | 2 +- libcxxabi/src/cxa_handlers.cpp | 2 +- libcxxabi/src/include/atomic_support.h | 180 - libcxxabi/src/stdlib_stdexcept.cpp | 4 +- libcxxabi/test/libcxxabi/test/config.py | 1 + lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 18 +- lld/ELF/MapFile.cpp | 19 + lld/ELF/MapFile.h | 1 + lld/ELF/Options.td | 2 + lld/ELF/Symbols.cpp | 13 + lld/ELF/Symbols.h | 6 + lld/ELF/Writer.cpp | 20 +- lld/MachO/ConcatOutputSection.cpp | 2 +- lld/docs/ReleaseNotes.rst | 5 + lld/docs/ld.lld.1 | 2 + lld/test/COFF/timers.ll | 62 - lld/test/ELF/basic-ppc.s | 2 +- lld/test/ELF/basic-ppc64.s | 2 +- lld/test/ELF/entry.s | 11 +- lld/test/ELF/why-extract.s | 86 + lldb/examples/python/symbolication.py | 2 +- lldb/source/Commands/CommandObjectTarget.cpp | 296 +- .../Process/Utility/DynamicRegisterInfo.cpp | 8 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 2 +- .../gdb-remote/GDBRemoteCommunicationClient.cpp | 14 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 23 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 2 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 3 + .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 18 +- lldb/source/Symbol/DeclVendor.cpp | 2 - lldb/source/Target/Platform.cpp | 14 +- .../API/commands/gui/expand-threads-tree/Makefile | 2 +- .../TestGuiExpandThreadsTree.py | 4 +- .../API/commands/gui/expand-threads-tree/main.c | 10 - .../API/commands/gui/expand-threads-tree/main.cpp | 24 + .../gdb_remote_client/TestGDBRemoteClient.py | 43 + .../gdb_remote_client/TestGDBServerTargetXML.py | 6 + .../API/macosx/add-dsym/TestAddDsymDownload.py | 98 + .../NativePDB/function-types-builtins.cpp | 4 +- lldb/unittests/Process/Utility/CMakeLists.txt | 3 +- .../Process/Utility/DynamicRegisterInfoTest.cpp | 126 + llvm/CMakeLists.txt | 16 +- llvm/cmake/modules/CrossCompile.cmake | 1 + llvm/docs/GettingStarted.rst | 6 +- llvm/docs/MyFirstTypoFix.rst | 2 +- llvm/docs/TestingGuide.rst | 14 +- llvm/include/llvm/ADT/STLExtras.h | 16 +- llvm/include/llvm/ADT/iterator.h | 28 +- llvm/include/llvm/Analysis/CaptureTracking.h | 11 +- llvm/include/llvm/Analysis/ScalarEvolution.h | 11 +- llvm/include/llvm/Analysis/ValueTracking.h | 1 + llvm/include/llvm/CodeGen/CommandFlags.h | 1 - .../llvm/CodeGen/GlobalISel/GenericMachineInstrs.h | 8 + .../GlobalISel/LegalizationArtifactCombiner.h | 25 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 15 + llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 23 +- llvm/include/llvm/CodeGen/ValueTypes.td | 2 +- llvm/include/llvm/IR/DataLayout.h | 4 + llvm/include/llvm/IR/DiagnosticInfo.h | 13 +- llvm/include/llvm/IR/Instruction.h | 8 +- llvm/include/llvm/IR/Instructions.h | 8 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 11 + llvm/include/llvm/IR/IntrinsicsX86.td | 4 +- llvm/include/llvm/IR/Metadata.h | 5 + llvm/include/llvm/IR/Value.h | 7 + llvm/include/llvm/LTO/LTO.h | 3 + llvm/include/llvm/Support/Parallel.h | 5 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 3 + .../llvm/Transforms/Vectorize/SLPVectorizer.h | 3 +- llvm/lib/Analysis/CaptureTracking.cpp | 17 +- llvm/lib/Analysis/ConstantFolding.cpp | 86 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 5 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 3 +- llvm/lib/Analysis/ScalarEvolution.cpp | 99 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 3 +- llvm/lib/Analysis/TypeBasedAliasAnalysis.cpp | 9 +- llvm/lib/Analysis/ValueTracking.cpp | 31 +- llvm/lib/AsmParser/LLParser.cpp | 16 +- llvm/lib/CodeGen/BranchFolding.cpp | 6 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 21 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 34 +- llvm/lib/CodeGen/GlobalISel/Legalizer.cpp | 18 +- llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 5 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 149 +- llvm/lib/CodeGen/LiveRangeEdit.cpp | 3 +- llvm/lib/CodeGen/LiveVariables.cpp | 6 +- llvm/lib/CodeGen/LoopTraversal.cpp | 3 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 2 +- llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 24 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/SDNodeDbgValue.h | 2 +- llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp | 4 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- llvm/lib/CodeGen/StackProtector.cpp | 19 +- llvm/lib/CodeGen/TwoAddressInstructionPass.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 353 +- llvm/lib/ExecutionEngine/JITLink/ELF_riscv.cpp | 133 +- llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 250 +- .../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 3 +- llvm/lib/IR/DataLayout.cpp | 62 + llvm/lib/IR/DiagnosticInfo.cpp | 6 +- llvm/lib/IR/Instructions.cpp | 42 +- llvm/lib/IR/Metadata.cpp | 9 + llvm/lib/IR/Value.cpp | 15 +- llvm/lib/IR/Verifier.cpp | 40 + llvm/lib/LTO/LTO.cpp | 15 +- llvm/lib/MCA/Stages/InstructionTables.cpp | 2 +- llvm/lib/Object/MachOObjectFile.cpp | 6 +- llvm/lib/Passes/PassBuilder.cpp | 31 + llvm/lib/Passes/PassRegistry.def | 13 +- llvm/lib/Support/Parallel.cpp | 7 +- llvm/lib/Target/AArch64/AArch64.td | 6 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 92 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 4 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 45 + .../Target/AArch64/AArch64StackTaggingPreRA.cpp | 3 +- llvm/lib/Target/AArch64/AArch64Subtarget.h | 2 + .../Target/AArch64/AArch64TargetTransformInfo.cpp | 2 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 2 + .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 54 + llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 2 +- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 25 +- llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 11 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 4 +- .../Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp | 2 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 4 +- .../lib/Target/AMDGPU/AMDGPULowerModuleLDSPass.cpp | 7 +- .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 16 +- .../Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp | 2 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 14 +- .../AMDGPU/AMDGPUReplaceLDSUseWithPointer.cpp | 16 +- .../Target/AMDGPU/AMDGPURewriteOutArguments.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 13 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 4 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 3 - llvm/lib/Target/AMDGPU/MIMGInstructions.td | 2 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 19 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 26 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 3 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 14 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 33 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 12 + llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 3 +- llvm/lib/Target/BPF/BPFRegisterInfo.td | 2 +- llvm/lib/Target/NVPTX/NVPTXGenericToNVVM.cpp | 21 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 6 +- llvm/lib/Target/PowerPC/PPCInstrFormats.td | 8 +- llvm/lib/Target/PowerPC/PPCInstrHTM.td | 8 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 8 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 10 +- llvm/lib/Target/PowerPC/PPCLoopInstrFormPrep.cpp | 26 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 + llvm/lib/Target/RISCV/RISCV.h | 3 + .../Target/RISCV/RISCVGatherScatterLowering.cpp | 475 +++ llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 272 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 3 + llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 4 + llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 24 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 16 + llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp | 24 +- llvm/lib/Target/SystemZ/SystemZAsmPrinter.h | 33 +- llvm/lib/Target/SystemZ/SystemZTargetStreamer.h | 29 + .../AsmParser/WebAssemblyAsmTypeCheck.cpp | 3 +- .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 3 +- .../WebAssembly/WebAssemblyExplicitLocals.cpp | 3 +- .../WebAssembly/WebAssemblyLowerBrUnless.cpp | 15 +- .../WebAssembly/WebAssemblyMemIntrinsicResults.cpp | 5 +- .../WebAssemblyOptimizeLiveIntervals.cpp | 13 +- .../WebAssemblyPrepareForLiveIntervals.cpp | 3 +- .../WebAssembly/WebAssemblyReplacePhysRegs.cpp | 4 +- llvm/lib/Target/X86/CMakeLists.txt | 2 +- llvm/lib/Target/X86/X86.h | 4 +- .../Target/X86/X86AvoidStoreForwardingBlocks.cpp | 5 +- ...AllocaExpander.cpp => X86DynAllocaExpander.cpp} | 58 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 6 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 176 +- llvm/lib/Target/X86/X86ISelLowering.h | 4 +- llvm/lib/Target/X86/X86InstrCompiler.td | 8 +- llvm/lib/Target/X86/X86InstrInfo.td | 4 +- llvm/lib/Target/X86/X86MachineFunctionInfo.h | 8 +- llvm/lib/Target/X86/X86OptimizeLEAs.cpp | 4 +- llvm/lib/Target/X86/X86ScheduleAtom.td | 82 +- .../lib/Target/X86/X86SpeculativeLoadHardening.cpp | 8 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 2 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 11 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 3 +- llvm/lib/Transforms/IPO/Inliner.cpp | 8 + llvm/lib/Transforms/IPO/SampleProfile.cpp | 8 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 40 + .../InstCombine/InstCombineMulDivRem.cpp | 10 + .../InstCombine/InstCombineSimplifyDemanded.cpp | 20 +- .../InstCombine/InstCombineVectorOps.cpp | 4 + .../InstCombine/InstructionCombining.cpp | 101 +- .../Instrumentation/HWAddressSanitizer.cpp | 61 +- llvm/lib/Transforms/Scalar/DFAJumpThreading.cpp | 6 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 778 ++--- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 17 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 56 +- .../Transforms/Scalar/LowerConstantIntrinsics.cpp | 14 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 172 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 4 +- llvm/lib/Transforms/Scalar/SROA.cpp | 89 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 24 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 2 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 1364 +++++--- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 9 +- .../Analysis/CostModel/AArch64/masked_ldst_vls.ll | 51 - .../test/Analysis/CostModel/X86/free-intrinsics.ll | 2 +- .../CostModel/free-intrinsics-datalayout.ll | 2 +- .../Analysis/CostModel/free-intrinsics-no_info.ll | 2 +- llvm/test/Analysis/MemorySSA/call-bitcast.ll | 14 + .../CodeGen/AArch64/GlobalISel/arm64-atomic-128.ll | 6 +- .../AArch64/GlobalISel/artifact-find-value.mir | 5 - .../CodeGen/AArch64/GlobalISel/legalize-add.mir | 1 - .../CodeGen/AArch64/GlobalISel/legalize-and.mir | 31 +- .../CodeGen/AArch64/GlobalISel/legalize-bswap.mir | 5 +- .../AArch64/GlobalISel/legalize-extload.mir | 3 - .../GlobalISel/legalize-extract-vector-elt.mir | 12 +- .../AArch64/GlobalISel/legalize-extracts.mir | 1 - .../AArch64/GlobalISel/legalize-inserts.mir | 646 ++-- .../AArch64/GlobalISel/legalize-load-store.mir | 27 +- .../AArch64/GlobalISel/legalize-merge-values.mir | 15 +- .../GlobalISel/legalize-phi-insertpt-decrement.mir | 18 +- .../CodeGen/AArch64/GlobalISel/legalize-phi.mir | 16 +- .../CodeGen/AArch64/GlobalISel/legalize-sadde.mir | 2 - .../CodeGen/AArch64/GlobalISel/legalize-saddo.mir | 2 - .../AArch64/GlobalISel/legalize-saddsat.mir | 55 +- .../CodeGen/AArch64/GlobalISel/legalize-shift.mir | 10 +- .../AArch64/GlobalISel/legalize-shuffle-vector.mir | 40 +- .../CodeGen/AArch64/GlobalISel/legalize-ssube.mir | 2 - .../CodeGen/AArch64/GlobalISel/legalize-ssubo.mir | 2 - .../AArch64/GlobalISel/legalize-ssubsat.mir | 55 +- .../CodeGen/AArch64/GlobalISel/legalize-uadde.mir | 2 - .../CodeGen/AArch64/GlobalISel/legalize-uaddo.mir | 2 - .../AArch64/GlobalISel/legalize-unmerge-values.mir | 10 +- .../CodeGen/AArch64/GlobalISel/legalize-usube.mir | 2 - .../CodeGen/AArch64/GlobalISel/legalize-usubo.mir | 2 - .../CodeGen/AArch64/GlobalISel/v8.4-atomic-128.ll | 212 ++ llvm/test/CodeGen/AArch64/a55-fuse-address.mir | 45 + llvm/test/CodeGen/AArch64/and-mask-removal.ll | 191 +- llvm/test/CodeGen/AArch64/arm64-ccmp.ll | 17 +- llvm/test/CodeGen/AArch64/arm64-trap.ll | 13 +- llvm/test/CodeGen/AArch64/atomic-ops-lse.ll | 2 +- llvm/test/CodeGen/AArch64/debugtrap.ll | 16 +- llvm/test/CodeGen/AArch64/merge-scoped-aa-store.ll | 58 + llvm/test/CodeGen/AArch64/sve-adr.ll | 48 + llvm/test/CodeGen/AArch64/sve-gep.ll | 43 +- .../CodeGen/AArch64/sve-implicit-zero-filling.ll | 109 +- llvm/test/CodeGen/AArch64/ubsantrap.ll | 1 + llvm/test/CodeGen/AArch64/v8.4-atomic-128.ll | 194 ++ .../test/CodeGen/AArch64/vector_merge_dep_check.ll | 8 +- .../GlobalISel/artifact-combiner-extract.mir | 76 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 3 - .../artifact-combiner-unmerge-values.mir | 38 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 8 +- ...bug-legalization-artifact-combiner-dead-def.mir | 41 - llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll | 190 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fma.ll | 10 +- .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 144 +- .../AMDGPU/GlobalISel/irtranslator-metadata.ll | 13 +- .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 2 - .../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 82 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 45 +- .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 8 - .../CodeGen/AMDGPU/GlobalISel/legalize-bswap.mir | 2 - .../GlobalISel/legalize-build-vector.s16.mir | 12 - .../AMDGPU/GlobalISel/legalize-concat-vectors.mir | 9 +- .../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 1 - .../GlobalISel/legalize-extract-vector-elt.mir | 52 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 10 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 43 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 58 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 31 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 12 - .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 55 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 12 - .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 73 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 42 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 42 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 58 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 28 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fpext.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 2 - .../CodeGen/AMDGPU/GlobalISel/legalize-fshl.mir | 148 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fshr.mir | 294 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 12 - .../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 12 - .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 54 +- .../CodeGen/AMDGPU/GlobalISel/legalize-icmp.mir | 15 +- .../GlobalISel/legalize-implicit-def-s1025.mir | 2 - .../AMDGPU/GlobalISel/legalize-implicit-def.mir | 3 - .../GlobalISel/legalize-insert-vector-elt.mir | 73 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 39 +- .../legalize-llvm.amdgcn.image.dim.a16.ll | 18 - .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 331 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 48 +- .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 4 - .../AMDGPU/GlobalISel/legalize-load-constant.mir | 318 +- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 253 +- .../AMDGPU/GlobalISel/legalize-load-global.mir | 1889 +++------- .../AMDGPU/GlobalISel/legalize-load-local.mir | 609 ++-- .../AMDGPU/GlobalISel/legalize-load-private.mir | 296 +- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 103 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir | 1 - .../AMDGPU/GlobalISel/legalize-memcpyinline.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-memset.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 2 - .../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 19 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-saddo.mir | 28 +- .../CodeGen/AMDGPU/GlobalISel/legalize-saddsat.mir | 195 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sdiv.mir | 234 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 24 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 52 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 1 - .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 43 +- .../AMDGPU/GlobalISel/legalize-shuffle-vector.mir | 16 +- .../GlobalISel/legalize-shuffle-vector.s16.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smax.mir | 23 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smin.mir | 23 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smulo.mir | 36 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sshlsat.mir | 198 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssubo.mir | 28 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssubsat.mir | 195 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 72 +- .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 68 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 2 - .../CodeGen/AMDGPU/GlobalISel/legalize-uadde.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uaddo.mir | 23 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uaddsat.mir | 175 +- .../CodeGen/AMDGPU/GlobalISel/legalize-udiv.mir | 162 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umax.mir | 23 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umin.mir | 23 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulh.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulo.mir | 68 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 150 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ushlsat.mir | 248 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usube.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubo.mir | 28 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubsat.mir | 169 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 54 +- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 4 +- .../GlobalISel/llvm.amdgcn.image.load.1d.d16.ll | 12 +- llvm/test/CodeGen/AMDGPU/GlobalISel/xnor.ll | 2 +- .../CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll | 96 +- llvm/test/CodeGen/AMDGPU/copy_to_scc.ll | 37 + llvm/test/CodeGen/AMDGPU/dagcombine-fma-fmad.ll | 8 +- llvm/test/CodeGen/AMDGPU/fdiv.ll | 20 +- llvm/test/CodeGen/AMDGPU/fma.f64.ll | 24 +- ...fmad-formation-fmul-distribute-denormal-mode.ll | 14 +- llvm/test/CodeGen/AMDGPU/fmuladd.f16.ll | 7 +- llvm/test/CodeGen/AMDGPU/frem.ll | 111 +- .../AMDGPU/large-work-group-promote-alloca.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll | 4 +- .../CodeGen/AMDGPU/lower-lds-struct-aa-memcpy.ll | 53 + .../CodeGen/AMDGPU/lower-lds-struct-aa-merge.ll | 17 +- llvm/test/CodeGen/AMDGPU/mad-mix.ll | 2 +- llvm/test/CodeGen/AMDGPU/stack-size-overflow.ll | 4 +- llvm/test/CodeGen/AMDGPU/strict_fma.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/strict_fma.f32.ll | 8 +- llvm/test/CodeGen/AMDGPU/udiv.ll | 2 +- .../CodeGen/ARM/GlobalISel/arm-legalize-fp.mir | 16 +- llvm/test/CodeGen/ARM/bf16-getlane-with-fp16.ll | 52 + llvm/test/CodeGen/ARM/fp16-insert-extract.ll | 73 + llvm/test/CodeGen/BPF/spill-alu32.ll | 35 + llvm/test/CodeGen/MIR/X86/memory-operands.mir | 9 +- .../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 4 - .../Mips/GlobalISel/legalizer/constants.mir | 10 +- .../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 1 - .../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 1 - .../Mips/GlobalISel/legalizer/zext_and_sext.mir | 1 - llvm/test/CodeGen/PowerPC/common-chain.ll | 1269 +++++++ .../loop-instr-prep-non-const-increasement.ll | 21 +- llvm/test/CodeGen/PowerPC/lsr-profitable-chain.ll | 38 +- llvm/test/CodeGen/PowerPC/reduce_scalarization.ll | 54 + llvm/test/CodeGen/RISCV/addimm-mulimm.ll | 70 +- llvm/test/CodeGen/RISCV/rv32zba.ll | 18 +- llvm/test/CodeGen/RISCV/rv64zba.ll | 36 +- .../fixed-vector-strided-load-store-negative.ll | 155 + .../RISCV/rvv/fixed-vector-strided-load-store.ll | 831 +++++ llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll | 1860 ++++++++-- llvm/test/CodeGen/SystemZ/memset-06.ll | 46 + llvm/test/CodeGen/Thumb2/mve-shuffle.ll | 66 +- llvm/test/CodeGen/Thumb2/mve-shufflemov.ll | 66 +- llvm/test/CodeGen/Thumb2/mve-vqdmulh.ll | 68 + .../X86/GlobalISel/legalize-ashr-scalar.mir | 4 - .../X86/GlobalISel/legalize-lshr-scalar.mir | 4 - .../CodeGen/X86/GlobalISel/legalize-shl-scalar.mir | 4 - llvm/test/CodeGen/X86/GlobalISel/select-phi.mir | 256 +- llvm/test/CodeGen/X86/O0-pipeline.ll | 2 +- llvm/test/CodeGen/X86/asan-check-memaccess-add.ll | 25 +- llvm/test/CodeGen/X86/asan-check-memaccess-or.ll | 25 +- llvm/test/CodeGen/X86/avx2-intrinsics-x86.ll | 31 + .../X86/copy-low-subvec-elt-to-high-subvec-elt.ll | 7 +- llvm/test/CodeGen/X86/flags-copy-lowering.mir | 8 +- llvm/test/CodeGen/X86/horizontal-sum.ll | 133 +- llvm/test/CodeGen/X86/insertelement-ones.ll | 77 +- llvm/test/CodeGen/X86/oddshuffles.ll | 12 +- llvm/test/CodeGen/X86/opt-pipeline.ll | 2 +- llvm/test/CodeGen/X86/pr51903.mir | 108 + llvm/test/CodeGen/X86/sse41-intrinsics-x86.ll | 46 + llvm/test/CodeGen/X86/sse41.ll | 6 +- llvm/test/CodeGen/X86/vselect.ll | 2 +- llvm/test/DebugInfo/X86/addr-tu-to-non-tu.ll | 2 +- llvm/test/LTO/Resolution/X86/dead-strip-fulllto.ll | 17 +- llvm/test/MC/AMDGPU/gfx10_asm_flat.s | 196 ++ llvm/test/MC/AMDGPU/gfx10_asm_mimg.s | 120 + llvm/test/MC/AMDGPU/gfx7_asm_mimg.s | 51 + llvm/test/MC/Disassembler/AMDGPU/flat_gfx10.txt | 194 ++ llvm/test/MC/Disassembler/AMDGPU/gfx10_mimg.txt | 155 +- .../IPConstantProp/arg-count-mismatch.ll | 105 +- .../Attributor/IPConstantProp/arg-type-mismatch.ll | 32 +- llvm/test/Transforms/Attributor/liveness.ll | 80 +- .../DeadStoreElimination/captures-before-call.ll | 156 +- .../DeadStoreElimination/captures-before-load.ll | 273 ++ .../DeadStoreElimination/merge-stores.ll | 6 +- .../IndVarSimplify/eliminate-backedge.ll | 96 +- .../IndVarSimplify/eliminate-exit-no-dl.ll | 5 +- .../Transforms/IndVarSimplify/floating-point-iv.ll | 4 +- .../Transforms/IndVarSimplify/negative_ranges.ll | 8 +- .../InferAddressSpaces/AMDGPU/mem-intrinsics.ll | 55 +- .../InstCombine/AMDGPU/memcpy-from-constant.ll | 9 +- .../Transforms/InstCombine/alloc-realloc-free.ll | 24 + llvm/test/Transforms/InstCombine/and-narrow.ll | 1 - llvm/test/Transforms/InstCombine/and-xor-or.ll | 132 + llvm/test/Transforms/InstCombine/bitcast-store.ll | 10 +- llvm/test/Transforms/InstCombine/getelementptr.ll | 2 +- llvm/test/Transforms/InstCombine/icmp-mul-zext.ll | 2 +- llvm/test/Transforms/InstCombine/icmp-vscale.ll | 88 + .../Transforms/InstCombine/loadstore-metadata.ll | 51 +- .../Transforms/InstCombine/minmax-intrinsics.ll | 23 +- .../Transforms/InstCombine/noalias-scope-decl.ll | 24 +- llvm/test/Transforms/InstCombine/powi.ll | 35 +- llvm/test/Transforms/InstCombine/pr51824.ll | 46 + llvm/test/Transforms/InstCombine/realloc-free.ll | 19 + .../Transforms/InstCombine/sink_instruction.ll | 12 +- llvm/test/Transforms/InstCombine/trunc-demand.ll | 168 + llvm/test/Transforms/InstCombine/vector-reverse.ll | 62 + llvm/test/Transforms/InstSimplify/vscale.ll | 15 + .../LoopStrengthReduce/dbg-preserve-0.ll | 10 +- ...{pr42770.ll => scaling-factor-incompat-type.ll} | 13 +- .../AArch64/sve-vector-reverse-mask4.ll | 6 +- .../LoopVectorize/AArch64/sve-vector-reverse.ll | 20 +- .../LoopVectorize/AArch64/sve-widen-phi.ll | 18 +- llvm/test/Transforms/LoopVectorize/pr25281.ll | 22 +- .../LoopVectorize/pr51614-fold-tail-by-masking.ll | 106 + .../LowerConstantIntrinsics/stale-worklist-phi.ll | 48 + .../remarks-shared-subtrees.ll | 4 +- .../MergeICmps/X86/entry-block-shuffled-2.ll | 70 + .../MergeICmps/X86/entry-block-shuffled.ll | 30 +- .../drop-invalid-metadata.ll | 11 +- .../AArch64/transpose-inseltpoison.ll | 84 +- .../Transforms/SLPVectorizer/AArch64/transpose.ll | 84 +- llvm/test/Transforms/SLPVectorizer/X86/addsub.ll | 42 +- .../X86/blending-shuffle-inseltpoison.ll | 2 +- .../SLPVectorizer/X86/blending-shuffle.ll | 2 +- .../Transforms/SLPVectorizer/X86/crash_cmpop.ll | 6 +- llvm/test/Transforms/SLPVectorizer/X86/extract.ll | 6 +- .../SLPVectorizer/X86/jumbled-load-multiuse.ll | 12 +- .../Transforms/SLPVectorizer/X86/jumbled-load.ll | 22 +- .../SLPVectorizer/X86/jumbled_store_crash.ll | 29 +- .../SLPVectorizer/X86/reorder_repeated_ops.ll | 4 +- .../SLPVectorizer/X86/split-load8_2-unord.ll | 4 +- .../X86/vectorize-reorder-alt-shuffle.ll | 9 +- .../SLPVectorizer/X86/vectorize-reorder-reuse.ll | 52 +- llvm/test/Transforms/SROA/scalable-vectors.ll | 7 +- llvm/test/Transforms/SimplifyCFG/switch_ub.ll | 47 +- .../load-extract-insert-store-scalarization.ll | 92 + .../AArch64/load-extractelement-scalarization.ll | 74 + llvm/test/Verifier/alias-scope-metadata.ll | 61 + .../update_mir_test_checks/Inputs/x86-condbr.mir | 48 + .../Inputs/x86-condbr.mir.expected | 68 + .../lit.local.cfg | 0 .../update_mir_test_checks/x86-condbr.test | 5 + .../tools/llvm-dwarfdump/X86/DW_AT_defaulted.s | 43 + .../tools/llvm-dwarfdump/X86/prettyprint_types.s | 944 +++-- ...int_types.s => prettyprint_types_handcrafted.s} | 96 +- .../tools/llvm-dwarfdump/X86/verify_debug_info.s | 4 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse1.s | 86 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse2.s | 74 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse3.s | 38 +- .../test/tools/llvm-mca/X86/Atom/resources-ssse3.s | 50 +- .../tools/llvm-mca/X86/Atom/resources-x86_64.s | 88 +- llvm/test/tools/llvm-mca/X86/Atom/resources-x87.s | 70 +- llvm/tools/opt/opt.cpp | 7 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 2 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 51 + llvm/utils/gn/build/BUILD.gn | 8 + llvm/utils/gn/build/BUILDCONFIG.gn | 2 +- llvm/utils/gn/build/toolchain/BUILD.gn | 2 +- llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/X86/BUILD.gn | 2 +- llvm/utils/update_mir_test_checks.py | 7 +- mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 2 +- mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 2 +- mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 2 +- mlir/include/mlir-c/IR.h | 5 + mlir/include/mlir/Analysis/AffineStructures.h | 10 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 11 +- mlir/include/mlir/Conversion/SCFToGPU/SCFToGPU.h | 4 + mlir/include/mlir/Dialect/CommonFolders.h | 4 +- .../mlir/Dialect/Linalg/IR/LinalgInterfaces.h | 3 + .../mlir/Dialect/Linalg/IR/LinalgInterfaces.td | 45 + .../Linalg/IR/LinalgNamedStructuredOps.yaml | 38 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 4 +- mlir/include/mlir/Dialect/Linalg/Passes.h | 3 + mlir/include/mlir/Dialect/Linalg/Passes.td | 14 + mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 68 +- mlir/include/mlir/Dialect/MemRef/IR/MemRefOps.td | 4 + mlir/include/mlir/Dialect/SCF/Passes.h | 3 + mlir/include/mlir/Dialect/SCF/Passes.td | 35 + mlir/include/mlir/Dialect/Tosa/IR/TosaOps.td | 30 +- mlir/include/mlir/IR/BlockSupport.h | 6 +- mlir/include/mlir/IR/BuiltinAttributeInterfaces.h | 264 ++ mlir/include/mlir/IR/BuiltinAttributeInterfaces.td | 430 +++ mlir/include/mlir/IR/BuiltinAttributes.h | 489 ++- mlir/include/mlir/IR/BuiltinAttributes.td | 107 +- mlir/include/mlir/IR/CMakeLists.txt | 5 + mlir/include/mlir/IR/DialectImplementation.h | 4 + mlir/include/mlir/IR/OpBase.td | 6 +- mlir/include/mlir/IR/OpImplementation.h | 56 +- mlir/include/mlir/IR/TypeRange.h | 2 - mlir/include/mlir/IR/TypeUtilities.h | 4 - mlir/include/mlir/IR/UseDefLists.h | 3 - mlir/include/mlir/Interfaces/ViewLikeInterface.td | 2 +- mlir/include/mlir/Support/InterfaceSupport.h | 1 + mlir/include/mlir/TableGen/Operator.h | 2 - mlir/include/mlir/TableGen/Pattern.h | 38 +- mlir/lib/Analysis/AffineStructures.cpp | 74 +- mlir/lib/Analysis/Presburger/Simplex.cpp | 63 +- mlir/lib/Analysis/PresburgerSet.cpp | 2 +- mlir/lib/Bindings/Python/IRCore.cpp | 4 + mlir/lib/CAPI/IR/BuiltinAttributes.cpp | 32 +- mlir/lib/CAPI/IR/IR.cpp | 8 + .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 2 +- mlir/lib/Conversion/MemRefToLLVM/MemRefToLLVM.cpp | 9 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 30 +- mlir/lib/Conversion/SCFToGPU/SCFToGPUPass.cpp | 1 + .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 13 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 2 +- mlir/lib/Dialect/Async/IR/Async.cpp | 52 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 19 +- mlir/lib/Dialect/Linalg/IR/LinalgInterfaces.cpp | 256 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 5 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Linalg/Transforms/ComprehensiveBufferize.cpp | 255 +- mlir/lib/Dialect/Linalg/Transforms/Detensorize.cpp | 86 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 446 +++ mlir/lib/Dialect/Linalg/Transforms/Interchange.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 6 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 13 + mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 149 +- .../Dialect/MemRef/Transforms/FoldSubViewOps.cpp | 40 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 64 +- mlir/lib/Dialect/SCF/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 110 + mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 20 +- .../Transforms/SparseTensorConversion.cpp | 42 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 9 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 2 + .../Tosa/Transforms/TosaMakeBroadcastable.cpp | 7 + mlir/lib/ExecutionEngine/SparseUtils.cpp | 100 +- mlir/lib/IR/AsmPrinter.cpp | 20 +- mlir/lib/IR/BuiltinAttributeInterfaces.cpp | 74 + mlir/lib/IR/BuiltinAttributes.cpp | 256 +- mlir/lib/IR/CMakeLists.txt | 2 + mlir/lib/IR/Operation.cpp | 2 +- mlir/lib/Interfaces/InferTypeOpInterface.cpp | 8 +- mlir/lib/Parser/AffineParser.cpp | 43 +- mlir/lib/Parser/AttributeParser.cpp | 39 +- mlir/lib/Parser/LocationParser.cpp | 5 +- mlir/lib/Parser/Parser.cpp | 175 +- mlir/lib/Parser/Parser.h | 27 +- mlir/lib/Parser/TypeParser.cpp | 79 +- mlir/lib/TableGen/Pattern.cpp | 52 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 13 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 3 +- .../Dialect/OpenACC/OpenACCToLLVMIRTranslation.cpp | 27 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 6 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 8 +- .../dialects/linalg/opdsl/lang/comprehension.py | 2 +- .../dialects/linalg/opdsl/ops/core_named_ops.py | 19 + mlir/test/CAPI/ir.c | 17 +- ...ze-analysis-2fill-extract-matmul-all-perms.mlir | 630 ++++ .../comprehensive-module-bufferize-analysis.mlir | 55 +- .../Linalg/comprehensive-module-bufferize.mlir | 28 - .../Dialect/Linalg/conv-interface-invalid.mlir | 194 ++ ...ilure.mlir => detensorize_while_impure_cf.mlir} | 7 +- mlir/test/Dialect/Linalg/invalid.mlir | 26 +- mlir/test/Dialect/Linalg/loops.mlir | 25 + mlir/test/Dialect/Linalg/named-ops.mlir | 34 + .../Dialect/Linalg/tile-and-fuse-on-tensors.mlir | 268 ++ mlir/test/Dialect/MemRef/canonicalize.mlir | 58 +- mlir/test/Dialect/MemRef/fold-subview-ops.mlir | 63 + mlir/test/Dialect/MemRef/invalid.mlir | 9 + mlir/test/Dialect/Quant/convert-const.mlir | 12 +- mlir/test/Dialect/SCF/for-loop-to-while-loop.mlir | 148 + mlir/test/Dialect/Tensor/canonicalize.mlir | 4 +- mlir/test/IR/elements-attr-interface.mlir | 21 + mlir/test/IR/invalid-affinemap.mlir | 9 +- mlir/test/IR/invalid-ops.mlir | 22 +- mlir/test/IR/invalid.mlir | 14 +- mlir/test/IR/parser.mlir | 2 +- mlir/test/IR/pretty-attributes.mlir | 4 +- mlir/test/Target/LLVMIR/llvmir.mlir | 17 +- mlir/test/Target/LLVMIR/openacc-llvm.mlir | 2 +- mlir/test/Transforms/test-legalizer-full.mlir | 105 +- mlir/test/Transforms/test-legalizer.mlir | 67 +- mlir/test/lib/Dialect/Test/CMakeLists.txt | 1 + mlir/test/lib/Dialect/Test/TestAttrDefs.td | 38 + mlir/test/lib/Dialect/Test/TestAttributes.cpp | 42 + mlir/test/lib/Dialect/Test/TestDialect.h | 1 + mlir/test/lib/Dialect/Test/TestOps.td | 56 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 40 +- mlir/test/lib/IR/CMakeLists.txt | 1 + .../test/lib/IR/TestBuiltinAttributeInterfaces.cpp | 61 + mlir/test/mlir-tblgen/rewriter-static-matcher.td | 48 + mlir/tools/mlir-opt/mlir-opt.cpp | 2 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 10 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 244 +- mlir/unittests/Analysis/Presburger/SimplexTest.cpp | 31 +- mlir/unittests/TableGen/StructsGenTest.cpp | 2 +- mlir/utils/generate-test-checks.py | 11 +- openmp/libomptarget/DeviceRTL/include/Interface.h | 3 + openmp/libomptarget/DeviceRTL/src/Mapping.cpp | 5 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 3 +- openmp/runtime/CMakeLists.txt | 1 + openmp/runtime/src/kmp_lock.cpp | 105 +- openmp/runtime/src/kmp_lock.h | 36 +- polly/include/polly/CodeGen/IRBuilder.h | 23 - polly/lib/CodeGen/IRBuilder.cpp | 48 +- polly/lib/CodeGen/IslNodeBuilder.cpp | 4 - polly/lib/Transform/MatmulOptimizer.cpp | 16 - polly/lib/Transform/ScheduleOptimizer.cpp | 98 +- polly/test/CodeGen/stride_detection.ll | 6 +- .../Isl/CodeGen/MemAccess/codegen_address_space.ll | 2 +- polly/test/Isl/CodeGen/MemAccess/create_arrays.ll | 22 +- .../test/Isl/CodeGen/MemAccess/different_types.ll | 2 +- polly/test/Isl/CodeGen/MemAccess/generate-all.ll | 8 +- polly/test/Isl/CodeGen/OpenMP/alias-metadata.ll | 4 +- .../test/Isl/CodeGen/OpenMP/new_multidim_access.ll | 4 +- polly/test/Isl/CodeGen/annotated_alias_scopes.ll | 31 +- polly/test/Isl/CodeGen/getNumberOfIterations.ll | 4 +- .../Isl/CodeGen/invariant_load_alias_metadata.ll | 12 +- .../invariant_loads_ignore_parameter_bounds.ll | 2 +- .../Isl/CodeGen/non-affine-phi-node-expansion-2.ll | 2 +- polly/test/Isl/CodeGen/non_affine_float_compare.ll | 12 +- polly/test/Isl/CodeGen/partial_write_array.ll | 2 +- ...artial_write_full_write_that_appears_partial.ll | 2 +- .../partial_write_impossible_restriction.ll | 4 +- polly/test/Isl/CodeGen/phi_loop_carried_float.ll | 2 +- .../Isl/CodeGen/phi_loop_carried_float_escape.ll | 2 +- polly/test/Isl/CodeGen/scev-backedgetaken.ll | 9 +- polly/test/Isl/CodeGen/simple_vec_assign_scalar.ll | 2 +- polly/test/Isl/CodeGen/stmt_split_no_dependence.ll | 4 +- .../ScheduleOptimizer/ensure-correct-tile-sizes.ll | 1 - .../mat_mul_pattern_data_layout_2.ll | 1 - .../pattern-matching-based-opts_10.ll | 69 - .../pattern-matching-based-opts_13.ll | 3 +- .../pattern-matching-based-opts_14.ll | 6 +- .../pattern-matching-based-opts_3.ll | 2 - .../pattern-matching-based-opts_5.ll | 1 - polly/test/ScopInfo/int2ptr_ptr2int.ll | 6 +- polly/test/ScopInfo/int2ptr_ptr2int_2.ll | 4 +- utils/bazel/llvm-project-overlay/llvm/config.bzl | 3 +- utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 21 + utils/bazel/llvm-project-overlay/mlir/tblgen.bzl | 4 + .../llvm-project-overlay/mlir/test/BUILD.bazel | 4 + 1085 files changed, 59537 insertions(+), 30557 deletions(-) create mode 100644 clang/test/CodeGen/X86/va-arg-sse.c create mode 100644 clang/test/CodeGenCXX/copy-elision.cpp create mode 100644 clang/test/Sema/microsoft-varargs.c create mode 100644 compiler-rt/test/tsan/signal_exit.cpp create mode 100644 libc/src/inttypes/imaxdiv.cpp copy libc/src/{__support/integer_operations.h => inttypes/imaxdiv.h} (50%) create mode 100644 libc/src/stdlib/div.cpp copy lld/ELF/MapFile.h => libc/src/stdlib/div.h (53%) create mode 100644 libc/src/stdlib/ldiv.cpp copy lld/ELF/MapFile.h => libc/src/stdlib/ldiv.h (52%) create mode 100644 libc/src/stdlib/lldiv.cpp copy lld/ELF/MapFile.h => libc/src/stdlib/lldiv.h (51%) copy lld/ELF/MapFile.h => libc/test/src/inttypes/imaxdiv_test.cpp (50%) create mode 100644 libc/test/src/stdlib/DivTest.h copy lld/ELF/MapFile.h => libc/test/src/stdlib/div_test.cpp (50%) copy lld/ELF/MapFile.h => libc/test/src/stdlib/ldiv_test.cpp (50%) copy lld/ELF/MapFile.h => libc/test/src/stdlib/lldiv_test.cpp (50%) create mode 100644 libcxx/include/__format/parser_std_format_spec.h delete mode 100644 libcxx/include/__support/ibm/locale_mgmt_aix.h create mode 100644 libcxx/test/libcxx/diagnostics/detail.headers/format/parser_std [...] create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] create mode 100644 libcxx/test/libcxx/utilities/format/format.string/format.string [...] rename libcxx/test/std/containers/unord/unord.map/{equal_range_non_const.transpare [...] delete mode 100644 libcxx/test/std/containers/unord/unord.map/equal_range_const.tr [...] rename libcxx/test/std/containers/unord/unord.map/{find_non_const.transparent.pass [...] delete mode 100644 libcxx/test/std/containers/unord/unord.map/find_const.transpare [...] rename libcxx/test/std/containers/unord/unord.multimap/{equal_range_non_const.tran [...] delete mode 100644 libcxx/test/std/containers/unord/unord.multimap/equal_range_con [...] rename libcxx/test/std/containers/unord/unord.multimap/{find_non_const.transparent [...] delete mode 100644 libcxx/test/std/containers/unord/unord.multimap/find_const.tran [...] rename libcxx/test/std/containers/unord/{unord.set/equal_range_const.transparent.p [...] delete mode 100644 libcxx/test/std/containers/unord/unord.multiset/equal_range_con [...] delete mode 100644 libcxx/test/std/containers/unord/unord.multiset/equal_range_non [...] rename libcxx/test/std/containers/unord/unord.multiset/{find_non_const.transparent [...] delete mode 100644 libcxx/test/std/containers/unord/unord.multiset/find_const.tran [...] rename libcxx/test/std/containers/unord/unord.set/{equal_range_non_const.transpare [...] rename libcxx/test/std/containers/unord/unord.set/{find_non_const.transparent.pass [...] delete mode 100644 libcxx/test/std/containers/unord/unord.set/find_const.transpare [...] create mode 100644 libcxx/test/std/thread/thread.semaphore/ctor.compile.pass.cpp delete mode 100644 libcxxabi/src/include/atomic_support.h delete mode 100644 lld/test/COFF/timers.ll create mode 100644 lld/test/ELF/why-extract.s delete mode 100644 lldb/test/API/commands/gui/expand-threads-tree/main.c create mode 100644 lldb/test/API/commands/gui/expand-threads-tree/main.cpp create mode 100644 lldb/test/API/macosx/add-dsym/TestAddDsymDownload.py create mode 100644 lldb/unittests/Process/Utility/DynamicRegisterInfoTest.cpp create mode 100644 llvm/lib/Target/RISCV/RISCVGatherScatterLowering.cpp rename llvm/lib/Target/X86/{X86WinAllocaExpander.cpp => X86DynAllocaExpander.cpp} (83%) delete mode 100644 llvm/test/Analysis/CostModel/AArch64/masked_ldst_vls.ll create mode 100644 llvm/test/Analysis/MemorySSA/call-bitcast.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/v8.4-atomic-128.ll create mode 100644 llvm/test/CodeGen/AArch64/a55-fuse-address.mir create mode 100644 llvm/test/CodeGen/AArch64/merge-scoped-aa-store.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-adr.ll create mode 100644 llvm/test/CodeGen/AArch64/v8.4-atomic-128.ll create mode 100755 llvm/test/CodeGen/AMDGPU/copy_to_scc.ll create mode 100644 llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-memcpy.ll create mode 100644 llvm/test/CodeGen/BPF/spill-alu32.ll create mode 100644 llvm/test/CodeGen/PowerPC/common-chain.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vector-strided-load-store-neg [...] create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vector-strided-load-store.ll create mode 100644 llvm/test/CodeGen/SystemZ/memset-06.ll create mode 100644 llvm/test/CodeGen/X86/pr51903.mir create mode 100644 llvm/test/Transforms/InstCombine/alloc-realloc-free.ll create mode 100644 llvm/test/Transforms/InstCombine/icmp-vscale.ll create mode 100644 llvm/test/Transforms/InstCombine/pr51824.ll create mode 100644 llvm/test/Transforms/InstCombine/realloc-free.ll create mode 100644 llvm/test/Transforms/InstCombine/trunc-demand.ll create mode 100644 llvm/test/Transforms/InstCombine/vector-reverse.ll rename llvm/test/Transforms/LoopStrengthReduce/{pr42770.ll => scaling-factor-incom [...] create mode 100644 llvm/test/Transforms/LoopVectorize/pr51614-fold-tail-by-masking.ll create mode 100644 llvm/test/Transforms/LowerConstantIntrinsics/stale-worklist-phi.ll create mode 100644 llvm/test/Transforms/MergeICmps/X86/entry-block-shuffled-2.ll create mode 100644 llvm/test/Verifier/alias-scope-metadata.ll create mode 100644 llvm/test/tools/UpdateTestChecks/update_mir_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_mir_test_checks/Inputs/ [...] copy llvm/test/tools/UpdateTestChecks/{update_llc_test_checks => update_mir_test_c [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_mir_test_checks/x86-con [...] create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/DW_AT_defaulted.s copy llvm/test/tools/llvm-dwarfdump/X86/{prettyprint_types.s => prettyprint_types_ [...] create mode 100644 mlir/include/mlir/IR/BuiltinAttributeInterfaces.h create mode 100644 mlir/include/mlir/IR/BuiltinAttributeInterfaces.td create mode 100644 mlir/lib/Dialect/Linalg/Transforms/FusionOnTensors.cpp create mode 100644 mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp create mode 100644 mlir/lib/IR/BuiltinAttributeInterfaces.cpp create mode 100644 mlir/test/Dialect/Linalg/comprehensive-bufferize-analysis-2fill [...] create mode 100644 mlir/test/Dialect/Linalg/conv-interface-invalid.mlir rename mlir/test/Dialect/Linalg/{detensorize_while_failure.mlir => detensorize_whi [...] create mode 100644 mlir/test/Dialect/Linalg/tile-and-fuse-on-tensors.mlir create mode 100644 mlir/test/Dialect/SCF/for-loop-to-while-loop.mlir create mode 100644 mlir/test/IR/elements-attr-interface.mlir create mode 100644 mlir/test/lib/IR/TestBuiltinAttributeInterfaces.cpp create mode 100644 mlir/test/mlir-tblgen/rewriter-static-matcher.td delete mode 100644 polly/test/ScheduleOptimizer/pattern-matching-based-opts_10.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[gcc] branch master updated (b0321032658 -> 424a4a463ac)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from b0321032658 obstack.h __PTR_ALIGN vs. ubsan new 424a4a463ac Fortran: Add gfc_simple_for_loop aux function The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/trans-expr.c | 34 ++++++++++++++++++++++++++++++++++ gcc/fortran/trans.h | 2 ++ 2 files changed, 36 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[gcc] branch devel/omp/gcc-11 updated (80247a54bf5 -> 70ac55be78e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch devel/omp/gcc-11 in repository gcc. from 80247a54bf5 Merge remote-tracking branch 'origin/releases/gcc-11' into [...] new 70ac55be78e Fortran: Add gfc_simple_for_loop aux function The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog.omp | 8 ++++++++ gcc/fortran/trans-expr.c | 34 ++++++++++++++++++++++++++++++++++ gcc/fortran/trans.h | 2 ++ 3 files changed, 44 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (2c71f639a0 -> cf11ebea12)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/binutils-gdb. from 2c71f639a0 [gdb/ada] Handle artificial local symbols adds acedf59370 [gdb/testsuite] Fix gdb.server/server-kill.exp with -m32 adds 3733650765 Automatic date update in version.in adds ffb3f58793 CTF: multi-CU and archive support adds 034ce7b42a gdb: manual: update @inforef to @xref adds e4675a5810 elf: Don't set version info on unversioned symbols adds 1e071750a2 Automatic date update in version.in adds 8ac439689f Move eelf_mipsel_haiki.c to ALL_64_EMULATION_SOURCES adds 5b4846283c Re: PR28149, debug info with wrong file association adds d467335403 Fix allocate_filenum last dir/file checks adds 6a7f57668a riscv: print .2byte or .4byte before an unknown instruction [...] adds 56d9e3c562 gdbsupport/gdb_proc_service.h: use decltype instead of typeof adds 6f265beb28 [gdb/testsuite] Fix gdb.ada/big_packed_array.exp xfail for -m32 adds c45a683f8f [gdb] Change register_test to use std::function arg adds ff1c1bb9be [gdb/testsuite] Register test for each arch separately in re [...] adds acb7bdf0d2 [gdb/testsuite] Fix gdb.ada/mi_prot.exp adds 5936ac73ed [gdb/testsuite] Fix gdb.ada/interface.exp with gcc-9 adds 01723a3503 Automatic date update in version.in adds be24dba6f1 gdb, doc: Add ieee_half and bfloat16 to list of predefined t [...] adds 5335ab6872 [gdb/testsuite] Handle supports_memtag in gdb.base/gdb-cachi [...] adds 5226a6a892 Change the linker's heuristic for computing the entry point [...] adds 5d0869d987 Automatic date update in version.in adds ed41b9cdb2 Fix x86 "FAIL: TLS -fno-pic -shared" adds cf11ebea12 dwarf2 sub-section test No new revisions were added by this update. Summary of changes: bfd/elflink.c | 3 +- bfd/version.h | 2 +- binutils/ChangeLog | 6 + binutils/testsuite/binutils-all/riscv/riscv.exp | 29 ++ binutils/testsuite/binutils-all/riscv/unknown.d | 11 + binutils/testsuite/binutils-all/riscv/unknown.s | 27 ++ gas/config/tc-ia64.c | 7 +- gas/dwarf2dbg.c | 42 ++- gas/testsuite/gas/elf/dwarf2-21.d | 18 ++ gas/testsuite/gas/elf/dwarf2-21.s | 8 + gas/testsuite/gas/elf/elf.exp | 1 + gdb/ctfread.c | 336 ++++++++++++--------- gdb/doc/gdb.texinfo | 10 +- gdb/selftest-arch.c | 105 +++---- gdb/testsuite/gdb.ada/big_packed_array.exp | 10 + gdb/testsuite/gdb.ada/interface.exp | 10 +- gdb/testsuite/gdb.ada/mi_prot.exp | 2 +- gdb/testsuite/gdb.base/ctf-constvars.exp | 4 +- gdb/testsuite/gdb.base/ctf-ptype.exp | 4 +- gdb/testsuite/gdb.base/gdb-caching-proc.exp | 5 +- gdb/testsuite/gdb.ctf/cross-tu-cyclic-1.c | 18 ++ .../testsuite/gdb.ctf}/cross-tu-cyclic-2.c | 0 .../testsuite/gdb.ctf}/cross-tu-cyclic-3.c | 0 .../testsuite/gdb.ctf}/cross-tu-cyclic-4.c | 0 gdb/testsuite/gdb.ctf/cross-tu-cyclic.exp | 43 +++ gdb/testsuite/gdb.ctf/ctf-a.c | 32 ++ gdb/testsuite/gdb.ctf/ctf-a.h | 22 ++ gdb/testsuite/gdb.ctf/ctf-b.c | 25 ++ gdb/testsuite/gdb.ctf/ctf-b.h | 22 ++ gdb/testsuite/gdb.ctf/ctf-c.c | 25 ++ gdb/testsuite/gdb.ctf/ctf-c.h | 21 ++ gdb/testsuite/gdb.ctf/funcreturn.exp | 4 +- gdb/testsuite/gdb.ctf/multi.exp | 42 +++ gdb/testsuite/gdb.server/server-kill.exp | 10 +- gdb/testsuite/lib/gdb.exp | 4 +- gdb/unittests/intrusive_list-selftests.c | 6 +- gdbsupport/gdb_proc_service.h | 2 +- gdbsupport/selftest.cc | 39 +-- gdbsupport/selftest.h | 2 +- ld/ChangeLog | 27 ++ ld/Makefile.am | 125 ++++---- ld/Makefile.in | 125 ++++---- ld/ld.texi | 4 +- ld/ldlang.c | 10 +- ld/testsuite/ld-alpha/tlspic.rd | 2 +- ld/testsuite/ld-arm/tls-gdesc-got.d | 2 +- ld/testsuite/ld-elf/pr28348.rd | 8 + ld/testsuite/ld-elf/pr28348.t | 6 + ld/testsuite/ld-elf/pr28348a.c | 5 + ld/testsuite/ld-elf/pr28348b.c | 5 + ld/testsuite/ld-elf/{needed3.c => pr28348c.c} | 0 ld/testsuite/ld-elf/shared.exp | 39 +++ ld/testsuite/ld-i386/tlsnopic.rd | 2 +- ld/testsuite/ld-ia64/tlspic.rd | 2 +- ld/testsuite/ld-sparc/gotop32.rd | 2 +- ld/testsuite/ld-sparc/gotop64.rd | 2 +- ld/testsuite/ld-sparc/tlssunnopic32.rd | 2 +- ld/testsuite/ld-sparc/tlssunnopic64.rd | 2 +- ld/testsuite/ld-sparc/tlssunpic32.rd | 2 +- ld/testsuite/ld-sparc/tlssunpic64.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1b.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1r.rd | 2 +- ld/testsuite/ld-tic6x/shlib-1rb.rd | 2 +- ld/testsuite/ld-tic6x/shlib-noindex.rd | 2 +- ld/testsuite/ld-x86-64/pr14207.d | 2 +- ld/testsuite/ld-x86-64/tlsdesc.rd | 2 +- ld/testsuite/ld-x86-64/tlspic.rd | 2 +- ld/testsuite/ld-x86-64/tlspic2.rd | 2 +- opcodes/ChangeLog | 6 + opcodes/riscv-dis.c | 24 +- 71 files changed, 967 insertions(+), 412 deletions(-) create mode 100644 binutils/testsuite/binutils-all/riscv/riscv.exp create mode 100644 binutils/testsuite/binutils-all/riscv/unknown.d create mode 100644 binutils/testsuite/binutils-all/riscv/unknown.s create mode 100644 gas/testsuite/gas/elf/dwarf2-21.d create mode 100644 gas/testsuite/gas/elf/dwarf2-21.s create mode 100644 gdb/testsuite/gdb.ctf/cross-tu-cyclic-1.c copy {ld/testsuite/ld-ctf => gdb/testsuite/gdb.ctf}/cross-tu-cyclic-2.c (100%) copy {ld/testsuite/ld-ctf => gdb/testsuite/gdb.ctf}/cross-tu-cyclic-3.c (100%) copy {ld/testsuite/ld-ctf => gdb/testsuite/gdb.ctf}/cross-tu-cyclic-4.c (100%) create mode 100644 gdb/testsuite/gdb.ctf/cross-tu-cyclic.exp create mode 100644 gdb/testsuite/gdb.ctf/ctf-a.c create mode 100644 gdb/testsuite/gdb.ctf/ctf-a.h create mode 100644 gdb/testsuite/gdb.ctf/ctf-b.c create mode 100644 gdb/testsuite/gdb.ctf/ctf-b.h create mode 100644 gdb/testsuite/gdb.ctf/ctf-c.c create mode 100644 gdb/testsuite/gdb.ctf/ctf-c.h create mode 100644 gdb/testsuite/gdb.ctf/multi.exp create mode 100644 ld/testsuite/ld-elf/pr28348.rd create mode 100644 ld/testsuite/ld-elf/pr28348.t create mode 100644 ld/testsuite/ld-elf/pr28348a.c create mode 100644 ld/testsuite/ld-elf/pr28348b.c copy ld/testsuite/ld-elf/{needed3.c => pr28348c.c} (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig updated (76e80fbeb -> 5c6b4413d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards 76e80fbeb 0: update: binutils-llvm-linux-qemu: boot new 5c6b4413d 0: update: binutils-llvm-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (76e80fbeb) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1568 -> 1580 bytes 02-prepare_abe/console.log.xz | Bin 2768 -> 2768 bytes 03-build_abe-binutils/console.log.xz | Bin 44048 -> 43516 bytes 04-build_llvm/console.log.xz | Bin 58336 -> 59848 bytes 05-build_abe-qemu/console.log.xz | Bin 30616 -> 31008 bytes 06-build_linux/console.log.xz | Bin 3440 -> 3492 bytes 07-boot_linux/console.log.xz | Bin 504 -> 504 bytes 08-check_regression/console.log.xz | Bin 524 -> 524 bytes 09-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 22 +++++++++++----------- 10 files changed, 19 insertions(+), 19 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 2 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits September 2021