Tcwg-commits January 2022

tcwg-commits@lists.linaro.org

4 participants
16484 discussions

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_bmk_llvm_apm updated (ac54c91 -> 187a716)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm in repository toolchain/ci/interesting-commits. from ac54c91 Add regression efeb50197091b2ade24c00b9d55814bc433a7fd1 from [...] new 187a716 Add regression efeb50197091b2ade24c00b9d55814bc433a7fd1 from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: llvm | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-aarch64-spec2k6-Oz_LTO updated (efeb50197091 -> b148348ad486)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from efeb50197091 [cmake] Use `GNUInstallDirs` to support custom installation dirs. adds 0f93448235fe enable noundef analysis with -fsanitize-memory-param-retval adds a0a76fee0cf8 [RISCV] update zfh and zfhmin extention to v1.0 adds 0a46b6ec4e47 [msan] Clear byval shadow in ignored functions adds ea6c8b013e48 [BOLT][DWARF] Reduce overhead for sized dealloc adds b148348ad486 [RISCV] Add patterns for vector widening integer add/subtract No new revisions were added by this update. Summary of changes: bolt/include/bolt/Core/DebugData.h | 37 +- bolt/lib/Core/DebugData.cpp | 31 +- clang/include/clang/Driver/Options.td | 16 +- .../CodeGen/RISCV/rvv-intrinsics-overloaded/vadd.c | 3 +- .../RISCV/rvv-intrinsics-overloaded/vfadd.c | 2 +- .../RISCV/rvv-intrinsics-overloaded/vlseg.c | 4 +- .../RISCV/rvv-intrinsics-overloaded/vlsegff.c | 4 +- .../CodeGen/RISCV/rvv-intrinsics-overloaded/vnot.c | 3 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vadd.c | 3 +- .../test/CodeGen/RISCV/rvv-intrinsics/vcompress.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfabs.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfadd.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfclass.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfcvt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfdiv.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmacc.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmadd.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmax.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmerge.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmin.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmsac.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmsub.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmul.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfmv.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfncvt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfneg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmacc.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmadd.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmsac.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfnmsub.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrdiv.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrec7.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredmax.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredmin.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfredsum.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsqrt7.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfrsub.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsgnj.c | 2 +- .../CodeGen/RISCV/rvv-intrinsics/vfslide1down.c | 2 +- .../test/CodeGen/RISCV/rvv-intrinsics/vfslide1up.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsqrt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfsub.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwadd.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwcvt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmacc.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmsac.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwmul.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwnmacc.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwnmsac.c | 2 +- .../test/CodeGen/RISCV/rvv-intrinsics/vfwredsum.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vfwsub.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vget.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vle.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vleff.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlmul.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vloxei.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vloxseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlse.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlseg.c | 4 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlsegff.c | 4 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlsseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vluxei.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vluxseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmerge.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfeq.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfge.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfgt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfle.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmflt.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmfne.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vmv.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vnot.c | 3 +- .../CodeGen/RISCV/rvv-intrinsics/vreinterpret.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vrgather.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vse.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vset.c | 2 +- .../test/CodeGen/RISCV/rvv-intrinsics/vslidedown.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vslideup.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxei.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsoxseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsse.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vssseg.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxei.c | 2 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vsuxseg.c | 2 +- .../test/CodeGen/RISCV/rvv-intrinsics/vundefined.c | 2 +- clang/test/CodeGen/attr-noundef.cpp | 6 + clang/test/CodeGen/indirect-noundef.cpp | 5 + clang/test/CodeGen/msan-param-retval.c | 2 +- clang/test/Driver/riscv-arch.c | 18 - clang/test/Preprocessor/riscv-target-features.c | 18 +- compiler-rt/test/msan/noundef_analysis.cpp | 2 + llvm/lib/Support/RISCVISAInfo.cpp | 6 +- llvm/lib/Target/RISCV/RISCV.td | 4 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 12 + llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 34 ++ llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td | 6 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 10 +- .../CostModel/RISCV/fixed-vector-gather.ll | 2 +- .../CostModel/RISCV/fixed-vector-scatter.ll | 2 +- llvm/test/CodeGen/RISCV/attributes.ll | 20 +- llvm/test/CodeGen/RISCV/calling-conv-half.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 6 +- llvm/test/CodeGen/RISCV/half-arith-strict.ll | 4 +- llvm/test/CodeGen/RISCV/half-arith.ll | 4 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 4 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 4 +- llvm/test/CodeGen/RISCV/half-convert-strict.ll | 8 +- llvm/test/CodeGen/RISCV/half-convert.ll | 8 +- llvm/test/CodeGen/RISCV/half-fcmp-strict.ll | 4 +- llvm/test/CodeGen/RISCV/half-fcmp.ll | 8 +- llvm/test/CodeGen/RISCV/half-frem.ll | 4 +- llvm/test/CodeGen/RISCV/half-imm.ll | 4 +- llvm/test/CodeGen/RISCV/half-intrinsics.ll | 8 +- llvm/test/CodeGen/RISCV/half-isnan.ll | 4 +- llvm/test/CodeGen/RISCV/half-mem.ll | 4 +- llvm/test/CodeGen/RISCV/half-round-conv.ll | 4 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 4 +- .../CodeGen/RISCV/inline-asm-zfh-constraint-f.ll | 8 +- .../CodeGen/RISCV/rv64zfh-half-convert-strict.ll | 2 +- llvm/test/CodeGen/RISCV/rv64zfh-half-convert.ll | 2 +- .../RISCV/rv64zfh-half-intrinsics-strict.ll | 4 +- llvm/test/CodeGen/RISCV/rv64zfh-half-intrinsics.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/extload-truncstore.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll | 8 +- .../RISCV/rvv/fixed-vectors-calling-conv.ll | 8 +- .../RISCV/rvv/fixed-vectors-extload-truncstore.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-extract.ll | 5 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-bitcast.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-conv.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-vrgather.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-i2fp.ll | 8 +- .../test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll | 4 +- .../RISCV/rvv/fixed-vectors-masked-gather.ll | 4 +- .../RISCV/rvv/fixed-vectors-masked-load-fp.ll | 4 +- .../RISCV/rvv/fixed-vectors-masked-scatter.ll | 4 +- .../RISCV/rvv/fixed-vectors-masked-store-fp.ll | 4 +- .../RISCV/rvv/fixed-vectors-reduction-fp-vp.ll | 4 +- .../RISCV/rvv/fixed-vectors-reduction-fp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-select-fp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfadd-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfdiv-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfmul-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfrdiv-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfrsub-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfsub-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll | 4 +- .../test/CodeGen/RISCV/rvv/fixed-vectors-vpload.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vpstore.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll | 4 +- .../CodeGen/RISCV/rvv/fixed-vectors-vselect.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/ftrunc-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll | 3 +- .../test/CodeGen/RISCV/rvv/legalize-load-sdnode.ll | 4 +- .../CodeGen/RISCV/rvv/legalize-store-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/masked-load-fp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/masked-store-fp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll | 4 +- .../RISCV/rvv/named-vector-shuffle-reverse.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/regalloc-fast-crash.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/select-fp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 2 +- .../CodeGen/RISCV/rvv/unaligned-loads-stores.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/undef-vp-ops.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfabs-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfadd-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcopysign-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmax-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmin-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfmul-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll | 2 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll | 2 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfneg-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfpext-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfptrunc-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredusum-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfredusum-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vfsub-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll | 2 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll | 2 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwredusum-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwredusum-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll | 5 +- llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vpload.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vpstore.ll | 4 +- .../CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vse-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vse-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vselect-vp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll | 427 +++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll | 2 +- llvm/test/CodeGen/RISCV/spill-fpr-scalar.ll | 2 +- .../CodeGen/RISCV/zfh-half-intrinsics-strict.ll | 8 +- llvm/test/CodeGen/RISCV/zfh-half-intrinsics.ll | 8 +- llvm/test/CodeGen/RISCV/zfh-imm.ll | 8 +- llvm/test/Instrumentation/MemorySanitizer/byval.ll | 6 +- llvm/test/MC/RISCV/attribute-arch-invalid.s | 6 - llvm/test/MC/RISCV/attribute-arch.s | 8 +- llvm/test/MC/RISCV/rv32zfh-invalid.s | 2 +- llvm/test/MC/RISCV/rv32zfh-valid.s | 12 +- llvm/test/MC/RISCV/rv32zfhmin-invalid.s | 2 +- llvm/test/MC/RISCV/rv32zfhmin-valid.s | 12 +- llvm/test/MC/RISCV/rv64zfh-invalid.s | 2 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 8 +- llvm/test/MC/RISCV/rvzfh-aliases-valid.s | 24 +- llvm/test/MC/RISCV/rvzfh-pseudos.s | 4 +- 435 files changed, 1180 insertions(+), 712 deletions(-) create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-aarch64-spec2k6-Oz_LTO updated (2349ecf4 -> 424520e6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_apm/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. from 2349ecf4 1: reset: llvm-efeb50197091b2ade24c00b9d55814bc433a7fd1: 1 new 424520e6 2: update: llvm-b148348ad4863a78c5f1737c122dbc3026063aa6: 1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1792 -> 1632 bytes 02-prepare_abe/console.log.xz | Bin 2796 -> 2768 bytes 03-build_abe-binutils/console.log.xz | Bin 29924 -> 30396 bytes 04-build_abe-stage1/console.log.xz | Bin 73092 -> 74896 bytes 06-build_abe-linux/console.log.xz | Bin 10880 -> 10728 bytes 07-build_abe-glibc/console.log.xz | Bin 234976 -> 236500 bytes 08-build_abe-stage2/console.log.xz | Bin 174652 -> 182024 bytes 09-build_llvm-true/console.log.xz | Bin 60352 -> 58720 bytes 10-benchmark/benchmark-build.log | 40 +- 10-benchmark/benchmark.log | 38 +- 10-benchmark/console.log.xz | Bin 3084 -> 3164 bytes 11-check_regression/console.log.xz | Bin 4584 -> 2316 bytes 11-check_regression/exe.regressions | 16 - 11-check_regression/extra-bisect-params | 2 +- 11-check_regression/jira-body.txt | 18 - 11-check_regression/mail-body.txt | 18 - 11-check_regression/mail-subject.txt | 1 - 11-check_regression/results-0.csv | 92 +- 11-check_regression/results-1.csv | 22 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-compare.csv | 35 +- 11-check_regression/results-full.csv | 38 +- 11-check_regression/results-perf-0.csv | 92 +- 11-check_regression/results-perf-1.csv | 22 +- 11-check_regression/results.csv | 38 +- 11-check_regression/results.log | 1973 +----------------------- 11-check_regression/results.regressions | 20 - 11-check_regression/trigger-bisect | 3 - 12-update_baseline/console.log | 2504 ++++++++++++++++++++----------- 12-update_baseline/results-1.csv | 22 +- 12-update_baseline/results-perf-1.csv | 22 +- 12-update_baseline/results.log | 472 +++--- jenkins/manifest.sh | 10 +- mail/jira-body.txt | 22 - mail/mail-body.txt | 39 - mail/mail-subject.txt | 1 - reset-baseline | 0 results | 20 - results_id | 2 +- 39 files changed, 2121 insertions(+), 3499 deletions(-) delete mode 100644 11-check_regression/exe.regressions delete mode 100644 11-check_regression/mail-subject.txt delete mode 100644 11-check_regression/results.regressions delete mode 100644 11-check_regression/trigger-bisect delete mode 100644 mail/jira-body.txt delete mode 100644 mail/mail-body.txt delete mode 100644 mail/mail-subject.txt delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto updated (b45761eab26 -> 5c725580544)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto in repository toolchain/ci/gcc. from b45761eab26 Daily bump. adds a83c9d5a7eb Fix reverse scalar storage order issues in IPA-SRA adds 006318b380c Daily bump. adds 3bd2fd28407 Fortran: check arguments of MASKL/MASKR intrinsics before s [...] adds 27424f10d4a Fortran: reject invalid non-constant pointer initialization [...] adds 68bac9e885d Daily bump. adds c5bf6dc27cd Fortran: fix error recovery on bad structure constructor in [...] adds eff452df296 Fortran: fix ICE overloading elemental intrinsics adds e63ef9ae51a Fortran: Fix KIND argument index for LEN_TRIM. adds 8d394947776 Fortran: Ignore KIND argument of a few more intrinsics. [PR103789] adds 024fd4fb5a1 testsuite: Enrich tests with variants failing on the branch. adds 5c725580544 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 11 +++++ gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 60 +++++++++++++++++++++++++ gcc/fortran/expr.c | 39 +++++++++++++++-- gcc/fortran/primary.c | 15 +++++-- gcc/fortran/simplify.c | 6 +++ gcc/fortran/trans-array.c | 45 ++++++++++++++----- gcc/ipa-param-manipulation.c | 2 +- gcc/ipa-sra.c | 56 ++++++++++++------------ gcc/testsuite/ChangeLog | 75 ++++++++++++++++++++++++++++++++ gcc/testsuite/gfortran.dg/index_5.f90 | 2 + gcc/testsuite/gfortran.dg/len_trim.f90 | 6 +++ gcc/testsuite/gfortran.dg/maskl_1.f90 | 11 +++++ gcc/testsuite/gfortran.dg/masklr_3.f90 | 14 ++++++ gcc/testsuite/gfortran.dg/maskr_1.f90 | 11 +++++ gcc/testsuite/gfortran.dg/overload_4.f90 | 27 ++++++++++++ gcc/testsuite/gfortran.dg/pr101762.f90 | 23 ++++++++++ gcc/testsuite/gfortran.dg/pr67804.f90 | 25 +++++++++++ gcc/testsuite/gfortran.dg/pr93604.f90 | 2 +- gcc/testsuite/gfortran.dg/scan_3.f90 | 14 ++++++ gcc/testsuite/gfortran.dg/verify_3.f90 | 14 ++++++ gcc/testsuite/gnat.dg/lto25.adb | 14 ++++++ gcc/testsuite/gnat.dg/opt96.adb | 14 ++++++ gcc/testsuite/gnat.dg/opt96_pkg.adb | 16 +++++++ gcc/testsuite/gnat.dg/opt96_pkg.ads | 32 ++++++++++++++ 25 files changed, 489 insertions(+), 47 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/maskl_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/masklr_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/maskr_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/overload_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr101762.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67804.f90 create mode 100644 gcc/testsuite/gfortran.dg/scan_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/verify_3.f90 create mode 100644 gcc/testsuite/gnat.dg/lto25.adb create mode 100644 gcc/testsuite/gnat.dg/opt96.adb create mode 100644 gcc/testsuite/gnat.dg/opt96_pkg.adb create mode 100644 gcc/testsuite/gnat.dg/opt96_pkg.ads -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto updated (6e072dd0f1 -> 182284deb1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto in repository toolchain/ci/binutils-gdb. from 6e072dd0f1 Automatic date update in version.in adds 1f5be5f22a Automatic date update in version.in adds f60dbe8d12 Automatic date update in version.in adds 182284deb1 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto updated (e2fa3395 -> 81e6b609)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_lto in repository toolchain/ci/base-artifacts. discards e2fa3395 0: update: binutils-gcc: 2 new 81e6b609 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e2fa3395) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/release-aa [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1540 -> 1540 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2780 bytes 04-build_abe-binutils/console.log.xz | Bin 51208 -> 52624 bytes 05-build_abe-bootstrap_lto/console.log.xz | Bin 250956 -> 250924 bytes 06-check_regression/console.log.xz | Bin 416 -> 420 bytes 07-update_baseline/console.log | 2 +- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 7 insertions(+), 7 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[linux] branch master updated (3c750c7b6143 -> 0c947b893d69)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository linux. from 3c750c7b6143 Merge tag 'fbdev-5.17-1' of git://git.kernel.org/pub/scm/l [...] new a6097180d884 devtmpfs regression fix: reconfigure on each mount new 0b66fa776c36 cifs: remove redundant assignment to pointer p new d1a931ce2e3b cifs: track individual channel status using chans_need_reconnect new f486ef8e2003 cifs: use the chans_need_reconnect bitmap for reconnect status new 66eb0c6e6661 cifs: adjust DebugData to use chans_need_reconnect for con [...] new 2e0fa298d149 cifs: add WARN_ON for when chan_count goes below minimum new 183eea2ee5ba cifs: reconnect only the connection and not smb session wh [...] new 080dc5e5656c cifs: take cifs_tcp_ses_lock for status checks new 1913e1116a31 cifs: fix hang on cifs_get_next_mid() new 73f9bfbe3d81 cifs: maintain a state machine for tcp/smb/tcon sessions new bda487ac4beb cifs: avoid race during socket reconnect between send and recv new 3ac5f2f2574a cifs: Fix smb311_update_preauth_hash() kernel-doc comment new dea290371928 cifs: move superblock magic defitions to magic.h new 9bbf8662a27b cifs: fix FILE_BOTH_DIRECTORY_INFO definition new 0c947b893d69 Merge tag '5.17-rc-part1-smb3-fixes' of git://git.samba.or [...] The 15 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: drivers/base/devtmpfs.c | 7 ++ fs/cifs/cifs_debug.c | 8 +- fs/cifs/cifs_spnego.c | 4 +- fs/cifs/cifs_spnego.h | 3 +- fs/cifs/cifs_swn.c | 4 +- fs/cifs/cifsencrypt.c | 6 +- fs/cifs/cifsfs.c | 5 +- fs/cifs/cifsglob.h | 79 +++++++--------- fs/cifs/cifspdu.h | 2 +- fs/cifs/cifsproto.h | 31 +++++- fs/cifs/cifssmb.c | 94 ++++++++++++++---- fs/cifs/connect.c | 230 ++++++++++++++++++++++++++++++++------------- fs/cifs/netmisc.c | 4 +- fs/cifs/ntlmssp.h | 2 + fs/cifs/sess.c | 183 ++++++++++++++++++++++++------------ fs/cifs/smb1ops.c | 24 +++-- fs/cifs/smb2glob.h | 2 - fs/cifs/smb2misc.c | 5 +- fs/cifs/smb2ops.c | 34 +++++-- fs/cifs/smb2pdu.c | 179 +++++++++++++++++++++++------------ fs/cifs/smb2proto.h | 6 +- fs/cifs/smb2transport.c | 61 ++++++++---- fs/cifs/transport.c | 78 ++++++++++----- fs/super.c | 4 +- include/linux/fs_context.h | 2 + include/uapi/linux/magic.h | 4 + 26 files changed, 734 insertions(+), 327 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[gcc] branch master updated (025a707d285 -> b75aab194e3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 025a707d285 Allow for multiple defaults in endianness and r16 in GFORTR [...] new fbb438808e9 Test cases for references in OpenACC 'private' clauses new b75aab194e3 Extend test cases for references in OpenACC 'private' clauses The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../testsuite/libgomp.oacc-c++/privatized-ref-2.C | 178 +++++++++++++++++ .../testsuite/libgomp.oacc-c++/privatized-ref-3.C | 212 +++++++++++++++++++++ .../libgomp.oacc-fortran/privatized-ref-1.f95 | 163 ++++++++++++++++ 3 files changed, 553 insertions(+) create mode 100644 libgomp/testsuite/libgomp.oacc-c++/privatized-ref-2.C create mode 100644 libgomp/testsuite/libgomp.oacc-c++/privatized-ref-3.C create mode 100644 libgomp/testsuite/libgomp.oacc-fortran/privatized-ref-1.f95 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug updated (1c2575586c4 -> 025a707d285)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug in repository toolchain/ci/gcc. from 1c2575586c4 [i386] GLC tuning: Break false dependency for dest register. adds 00cc412660f Add VxWorks fixincludes hack, C99 FP classification adds 943fad67028 Add VxWorks fixincludes hack, #include sysLib.h in time.h adds 9d7e19255c0 Add VxWorks fixincludes hack, open posix API for C++ adds a78b1ab1df9 amdgcn: Tune default OpenMP/OpenACC GPU utilization adds 15630e6e9eb testsuite: Enrich tests with variants failing on the branch. adds bca1c431aff libstdc++: Ignore deprecated warnings [PR104037] adds 90045c5df5b Fortran: allow IEEE_VALUE to correctly return signaling NaNs adds 86e3b476d5d Fortran: xfail signaling NaN testcases on x87 adds 2ac0649d7bf libstdc++: Implement C++20 atomic<shared_ptr> and atomic<weak_ptr> adds a326934886f libstdc++: Update C++20 status table adds 1e942d7c05c Daily bump. adds 240dd6c063b rs6000: Split pattern for TI to V1TI move [PR103124] adds b3e77224edb rs6000: Use known constant for GET_MODE_NUNITS and similar adds 025a707d285 Allow for multiple defaults in endianness and r16 in GFORTR [...] No new revisions were added by this update. Summary of changes: fixincludes/ChangeLog | 18 + fixincludes/fixincl.x | 180 +++++++- fixincludes/inclhack.def | 123 ++++++ fixincludes/tests/base/fcntl.h | 33 ++ fixincludes/tests/base/math.h | 34 ++ fixincludes/tests/base/time.h | 15 + gcc/ChangeLog | 29 ++ gcc/DATESTAMP | 2 +- gcc/config/rs6000/altivec.md | 25 -- gcc/config/rs6000/vsx.md | 32 +- gcc/testsuite/ChangeLog | 40 ++ gcc/testsuite/g++.old-deja/g++.robertl/eb43.C | 1 + gcc/testsuite/gcc.target/powerpc/pr103124.c | 12 + gcc/testsuite/gfortran.dg/ieee/ieee_10.f90 | 12 +- gcc/testsuite/gfortran.dg/ieee/signaling_1.f90 | 6 +- gcc/testsuite/gfortran.dg/ieee/signaling_2.f90 | 72 ++++ gcc/testsuite/gfortran.dg/ieee/signaling_2_c.c | 8 + gcc/testsuite/gfortran.dg/ieee/signaling_3.f90 | 42 ++ gcc/testsuite/gfortran.dg/index_5.f90 | 2 + gcc/testsuite/gfortran.dg/len_trim.f90 | 6 + gcc/testsuite/gfortran.dg/maskl_1.f90 | 3 +- gcc/testsuite/gfortran.dg/maskr_1.f90 | 3 +- gcc/testsuite/gfortran.dg/scan_3.f90 | 5 +- gcc/testsuite/gfortran.dg/verify_3.f90 | 5 +- libgfortran/ChangeLog | 13 + libgfortran/ieee/ieee_arithmetic.F90 | 284 ++----------- libgfortran/ieee/ieee_helper.c | 74 ++++ libgfortran/ieee/issignaling_fallback.h | 238 +++++++++++ libgfortran/mk-kinds-h.sh | 7 + libgfortran/runtime/environ.c | 111 ++--- libgomp/ChangeLog | 8 + libgomp/plugin/plugin-gcn.c | 82 +++- libstdc++-v3/ChangeLog | 20 + libstdc++-v3/doc/html/manual/status.html | 22 +- libstdc++-v3/doc/xml/manual/status_cxx2020.xml | 18 +- libstdc++-v3/include/bits/shared_ptr_atomic.h | 455 +++++++++++++++++++++ libstdc++-v3/include/bits/shared_ptr_base.h | 17 + libstdc++-v3/include/std/version | 1 + .../20_util/shared_ptr/atomic/atomic_shared_ptr.cc | 150 +++++++ .../testsuite/20_util/weak_ptr/atomic_weak_ptr.cc | 95 +++++ 40 files changed, 1917 insertions(+), 386 deletions(-) create mode 100644 gcc/testsuite/gcc.target/powerpc/pr103124.c create mode 100644 gcc/testsuite/gfortran.dg/ieee/signaling_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/ieee/signaling_2_c.c create mode 100644 gcc/testsuite/gfortran.dg/ieee/signaling_3.f90 create mode 100644 libgfortran/ieee/issignaling_fallback.h create mode 100644 libstdc++-v3/testsuite/20_util/shared_ptr/atomic/atomic_shared_ptr.cc create mode 100644 libstdc++-v3/testsuite/20_util/weak_ptr/atomic_weak_ptr.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug updated (f61defbc98 -> 45cf0dc2ec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug in repository toolchain/ci/binutils-gdb. from f61defbc98 Automatic date update in version.in adds a3f3402131 gdb/copyright.py: Do not update gdbsupport/Makefile.in adds 45cf0dc2ec Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/copyright.py | 1 + 2 files changed, 2 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 7 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2022