This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/v0.0_to_v0.1-67/tcwg_bmk-code_vect-cpu2017rate/llvm-arm-master-O3_LTO
in repository toolchain/ci/base-artifacts/tcwg_bmk-code_vect-cpu2017rate/llvm-arm-master-O3_LTO.
at 437e603 onsuccess: #67: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_b [...]
No new revisions were added by this update.
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from 8a87ba0b4fe RISC-V: Add VLS conditional patterns support
new 6eb55cab295 RISC-V: Remove @ of vec_duplicate pattern
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/config/riscv/riscv-v.cc | 4 +---
gcc/config/riscv/vector.md | 2 +-
2 files changed, 2 insertions(+), 4 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.