Tcwg-commits October 2025

tcwg-commits@lists.linaro.org

1 participants
1274 discussions

[gcc] branch master updated (e0f27973e6e -> 865f4511229)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from e0f27973e6e [RISC-V][PR target/64345][PR tree-optimization/80770] Impro [...] new 4c67c72c7cf RISC-V: Implement standard fixed-length vector calling conv [...] new 339d585bec6 RISC-V: Add testsuite for fixed-length vector calling conve [...] new 865f4511229 RISC-V: Add testsuite for fixed-length vector calling conve [...] The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/riscv/riscv-protos.h | 3 +- gcc/config/riscv/riscv.cc | 459 ++++++++++++++++++--- gcc/config/riscv/riscv.h | 15 +- .../abi-vlen-128-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-128-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-128-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-128-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-128-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-128-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-128-xlen-32/test_four_registers.c | 13 + .../abi-vlen-128-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-128-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-128-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-128-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-128-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-128-xlen-32/test_simple_union.c | 15 + .../abi-vlen-128-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-128-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-128-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-128-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-128-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-128-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-128-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-128-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-128-xlen-64/test_four_registers.c | 13 + .../abi-vlen-128-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-128-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-128-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-128-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-128-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-128-xlen-64/test_simple_union.c | 17 + .../abi-vlen-128-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-128-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-256-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-256-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-256-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-256-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-256-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-256-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-256-xlen-32/test_four_registers.c | 13 + .../abi-vlen-256-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-256-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-256-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-256-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-256-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-256-xlen-32/test_simple_union.c | 15 + .../abi-vlen-256-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-256-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-256-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-256-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-256-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-256-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-256-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-256-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-256-xlen-64/test_four_registers.c | 13 + .../abi-vlen-256-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-256-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-256-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-256-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-256-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-256-xlen-64/test_simple_union.c | 17 + .../abi-vlen-256-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-256-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-32-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-32-xlen-32/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_64bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_all_mixed.c | 13 + .../abi-vlen-32-xlen-32/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 16 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-32-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-32-xlen-32/test_four_registers.c | 15 + .../abi-vlen-32-xlen-32/test_fp_vs_int_vectors.c | 14 + .../test_large_vector_small_abi_vlen.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-32-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-32-xlen-32/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-32-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-32-xlen-32/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-32-xlen-32/test_register_exhaustion.c | 21 + .../test_register_exhaustion_mixed.c | 15 + .../test_register_pressure_scenarios.c | 19 + .../abi-vlen-32-xlen-32/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-32-xlen-32/test_simple_union.c | 15 + .../abi-vlen-32-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-32-xlen-32/test_two_registers.c | 15 + .../abi-vlen-32-xlen-32/test_vector_array_struct.c | 15 + .../abi-vlen-32-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-32-xlen-64/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_64bit_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_all_mixed.c | 13 + .../abi-vlen-32-xlen-64/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 16 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-32-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-32-xlen-64/test_four_registers.c | 15 + .../abi-vlen-32-xlen-64/test_fp_vs_int_vectors.c | 14 + .../test_large_vector_small_abi_vlen.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-32-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-32-xlen-64/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-32-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-32-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-32-xlen-64/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-32-xlen-64/test_register_exhaustion.c | 21 + .../test_register_exhaustion_mixed.c | 15 + .../test_register_pressure_scenarios.c | 19 + .../abi-vlen-32-xlen-64/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-32-xlen-64/test_simple_union.c | 17 + .../abi-vlen-32-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-32-xlen-64/test_two_registers.c | 15 + .../abi-vlen-32-xlen-64/test_vector_array_struct.c | 15 + .../abi-vlen-512-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-512-xlen-32/test_256bit_vector.c | 13 + .../abi-vlen-512-xlen-32/test_32bit_vector.c | 15 + .../abi-vlen-512-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-512-xlen-32/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-512-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-512-xlen-32/test_four_registers.c | 13 + .../abi-vlen-512-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-512-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_int_vector.c | 13 + .../abi-vlen-512-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-512-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-512-xlen-32/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-512-xlen-32/test_simple_union.c | 15 + .../abi-vlen-512-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-512-xlen-32/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-512-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-512-xlen-64/test_256bit_vector.c | 13 + .../abi-vlen-512-xlen-64/test_32bit_vector.c | 15 + .../abi-vlen-512-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-512-xlen-64/test_all_mixed.c | 13 + .../test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 13 + .../abi-vlen-512-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-512-xlen-64/test_four_registers.c | 13 + .../abi-vlen-512-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-512-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_int_vector.c | 13 + .../abi-vlen-512-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 13 + .../abi-vlen-512-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-512-xlen-64/test_multiple_vectors.c | 17 + .../test_multiple_with_small_abi_vlen.c | 18 + .../test_register_exhaustion.c | 45 ++ .../test_register_exhaustion_mixed.c | 39 ++ .../test_register_pressure_scenarios.c | 21 + .../test_same_vectors_struct.c | 13 + .../abi-vlen-512-xlen-64/test_simple_union.c | 17 + .../abi-vlen-512-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 13 + .../test_struct_eight_128bit_vectors.c | 25 ++ .../test_struct_five_256bit_vectors.c | 19 + .../test_struct_four_256bit_vectors.c | 17 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-512-xlen-64/test_two_registers.c | 15 + .../test_vector_array_struct.c | 13 + .../abi-vlen-64-xlen-32/test_128bit_vector.c | 13 + .../abi-vlen-64-xlen-32/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_all_mixed.c | 13 + .../abi-vlen-64-xlen-32/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-64-xlen-32/test_equivalent_struct.c | 13 + .../abi-vlen-64-xlen-32/test_four_registers.c | 13 + .../abi-vlen-64-xlen-32/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_mixed_args.c | 13 + .../abi-vlen-64-xlen-32/test_mixed_float_vector.c | 13 + .../abi-vlen-64-xlen-32/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-32/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-64-xlen-32/test_multiple_unions.c | 15 + .../abi-vlen-64-xlen-32/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-64-xlen-32/test_register_exhaustion.c | 29 ++ .../test_register_exhaustion_mixed.c | 23 ++ .../test_register_pressure_scenarios.c | 21 + .../abi-vlen-64-xlen-32/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-64-xlen-32/test_simple_union.c | 15 + .../abi-vlen-64-xlen-32/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-64-xlen-32/test_two_registers.c | 15 + .../abi-vlen-64-xlen-32/test_vector_array_struct.c | 15 + .../abi-vlen-64-xlen-64/test_128bit_vector.c | 13 + .../abi-vlen-64-xlen-64/test_256bit_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_32bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_64bit_vector.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_all_mixed.c | 13 + .../abi-vlen-64-xlen-64/test_call_mixed_function.c | 11 + .../test_different_vector_elements.c | 18 + .../test_different_vectors_struct.c | 15 + .../test_different_width_vectors_struct.c | 15 + .../abi-vlen-64-xlen-64/test_equivalent_struct.c | 13 + .../abi-vlen-64-xlen-64/test_four_registers.c | 13 + .../abi-vlen-64-xlen-64/test_fp_vs_int_vectors.c | 16 + .../test_large_vector_small_abi_vlen.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_mixed_args.c | 13 + .../abi-vlen-64-xlen-64/test_mixed_float_vector.c | 13 + .../abi-vlen-64-xlen-64/test_mixed_int_vector.c | 13 + .../vls-cc/abi-vlen-64-xlen-64/test_mixed_struct.c | 15 + .../test_mixed_struct_advanced.c | 15 + .../test_mixed_vector_types_struct.c | 15 + .../abi-vlen-64-xlen-64/test_multiple_unions.c | 17 + .../abi-vlen-64-xlen-64/test_multiple_vectors.c | 15 + .../test_multiple_with_small_abi_vlen.c | 18 + .../abi-vlen-64-xlen-64/test_register_exhaustion.c | 29 ++ .../test_register_exhaustion_mixed.c | 23 ++ .../test_register_pressure_scenarios.c | 21 + .../abi-vlen-64-xlen-64/test_same_vectors_struct.c | 15 + .../vls-cc/abi-vlen-64-xlen-64/test_simple_union.c | 17 + .../abi-vlen-64-xlen-64/test_single_register.c | 13 + .../test_single_vector_struct.c | 13 + .../test_struct_different_abi_vlen.c | 15 + .../test_struct_eight_128bit_vectors.c | 15 + .../test_struct_five_256bit_vectors.c | 15 + .../test_struct_four_256bit_vectors.c | 15 + .../test_struct_nine_128bit_vectors.c | 15 + .../abi-vlen-64-xlen-64/test_two_registers.c | 15 + .../abi-vlen-64-xlen-64/test_vector_array_struct.c | 15 + .../riscv/rvv/vls-cc/common/test_128bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_256bit_vector.h | 14 + .../riscv/rvv/vls-cc/common/test_32bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_64bit_vector.h | 13 + .../riscv/rvv/vls-cc/common/test_all_mixed.h | 13 + .../rvv/vls-cc/common/test_call_mixed_function.h | 14 + .../vls-cc/common/test_different_vector_elements.h | 10 + .../vls-cc/common/test_different_vectors_struct.h | 9 + .../common/test_different_width_vectors_struct.h | 27 ++ .../rvv/vls-cc/common/test_equivalent_struct.h | 14 + .../riscv/rvv/vls-cc/common/test_four_registers.h | 11 + .../rvv/vls-cc/common/test_fp_vs_int_vectors.h | 10 + .../common/test_large_vector_small_abi_vlen.h | 13 + .../riscv/rvv/vls-cc/common/test_mixed_args.h | 8 + .../rvv/vls-cc/common/test_mixed_float_vector.h | 10 + .../rvv/vls-cc/common/test_mixed_int_vector.h | 10 + .../riscv/rvv/vls-cc/common/test_mixed_struct.h | 8 + .../rvv/vls-cc/common/test_mixed_struct_advanced.h | 15 + .../vls-cc/common/test_mixed_vector_types_struct.h | 23 ++ .../riscv/rvv/vls-cc/common/test_multiple_unions.h | 14 + .../rvv/vls-cc/common/test_multiple_vectors.h | 12 + .../common/test_multiple_with_small_abi_vlen.h | 12 + .../rvv/vls-cc/common/test_register_exhaustion.h | 15 + .../vls-cc/common/test_register_exhaustion_mixed.h | 21 + .../common/test_register_pressure_scenarios.h | 15 + .../rvv/vls-cc/common/test_same_vectors_struct.h | 10 + .../riscv/rvv/vls-cc/common/test_simple_union.h | 9 + .../riscv/rvv/vls-cc/common/test_single_register.h | 11 + .../rvv/vls-cc/common/test_single_vector_struct.h | 8 + .../vls-cc/common/test_struct_different_abi_vlen.h | 17 + .../common/test_struct_eight_128bit_vectors.h | 38 ++ .../common/test_struct_five_256bit_vectors.h | 33 ++ .../common/test_struct_four_256bit_vectors.h | 30 ++ .../common/test_struct_nine_128bit_vectors.h | 40 ++ .../riscv/rvv/vls-cc/common/test_two_registers.h | 8 + .../rvv/vls-cc/common/test_vector_array_struct.h | 9 + .../gcc.target/riscv/rvv/vls-cc/riscv-vls-cc.exp | 63 +++ .../rvv/vls-cc/test_128_abi_vlen_large_vector.c | 14 + .../rvv/vls-cc/test_128_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_256_abi_vlen_large_vector.c | 14 + .../vls-cc/test_256_abi_vlen_very_large_vector.c | 14 + .../rvv/vls-cc/test_32_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_32_abi_vlen_small_vector.c | 14 + .../rvv/vls-cc/test_64_abi_vlen_medium_vector.c | 14 + .../rvv/vls-cc/test_64_abi_vlen_small_vector.c | 14 + .../gcc.target/riscv/rvv/vls-cc/vls-cc-common.h | 125 ++++++ 409 files changed, 6971 insertions(+), 54 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-128-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-256-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-32-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-32/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-512-xlen-64/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-32/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/abi-vlen-64-xlen-64/t [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_128bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_256bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_32bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_64bit_vector.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_all_mixed.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_call_mixe [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_different [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_equivalen [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_four_registers.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_fp_vs_int [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_large_vec [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_args.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_flo [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_int [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_struct.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_str [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_mixed_vec [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_multiple_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_register_ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_same_vect [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_simple_union.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_single_re [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_single_ve [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_di [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_ei [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_fi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_fo [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_struct_ni [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_two_registers.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/common/test_vector_ar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/riscv-vls-cc.exp create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_128_abi_vlen_lar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_128_abi_vlen_med [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_256_abi_vlen_lar [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_256_abi_vlen_ver [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_32_abi_vlen_medi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_32_abi_vlen_smal [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_64_abi_vlen_medi [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/test_64_abi_vlen_smal [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/vls-cc/vls-cc-common.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 2 hours

[gcc] branch master updated (187bccedfc4 -> e0f27973e6e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 187bccedfc4 tree-optimization/122419 - reduction chain with conversion as op new e0f27973e6e [RISC-V][PR target/64345][PR tree-optimization/80770] Impro [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/riscv/bitmanip.md | 27 +++++++++++---------- gcc/ifcvt.cc | 8 +++---- gcc/testsuite/gcc.target/riscv/pr120553-2.c | 4 ++-- gcc/testsuite/gcc.target/riscv/pr64345.c | 30 ++++++++++++++++++++++++ gcc/testsuite/gcc.target/riscv/zbb-andn-orn-01.c | 2 +- gcc/testsuite/gcc.target/riscv/zbb-andn-orn-02.c | 2 +- 6 files changed, 52 insertions(+), 21 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/pr64345.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 2 hours

[glibc] branch master updated (3d20d746c3 -> 013f5167b9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository glibc. from 3d20d746c3 Linux: fix tst-copy_file_range-large test on 32-bit platforms. new d1509f2ce3 math: Use acosh from CORE-MATH new 30e66b085c math: Use asinh from CORE-MATH new 79b70fc09f math: Use atanh from CORE-MATH new cb8d1575b6 math: Consolidate acosh and asinh internal table new 140e802cb3 math: Move atanh internal data to separate file new d67d2f4688 math: Use lgamma from CORE-MATH new 1cae0550e8 math: Use tgamma from CORE-MATH new 72a48e45bd math: Use erf from CORE-MATH new acaad9ab06 math: Use erfc from CORE-MATH new fc419290f9 math: Consolidate internal erf/erfc tables new e4d812c980 math: Consolidate erf/erfc definitions new 013f5167b9 math: Consolidate CORE-MATH double-double routines The 12 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: SHARED-FILES | 14 + math/Makefile | 14 +- math/auto-libm-test-in | 6 + math/auto-libm-test-out-erf | 138 ++ math/auto-libm-test-out-erfc | 69 + sysdeps/i386/Makefile | 11 +- sysdeps/i386/fpu/libm-test-ulps | 39 + sysdeps/ieee754/dbl-64/ddcoremath.h | 213 ++ sysdeps/ieee754/dbl-64/e_acosh.c | 444 +++- sysdeps/ieee754/dbl-64/e_atanh.c | 278 ++- sysdeps/ieee754/dbl-64/e_gamma_r.c | 1434 +++++++++++-- sysdeps/ieee754/dbl-64/e_lgamma_r.c | 2241 +++++++++++++++++--- sysdeps/ieee754/dbl-64/gamma_product.c | 46 - sysdeps/ieee754/dbl-64/gamma_productf.c | 1 - sysdeps/ieee754/dbl-64/lgamma_neg.c | 385 ---- sysdeps/ieee754/dbl-64/lgamma_product.c | 52 - sysdeps/ieee754/dbl-64/libm-test-ulps | 84 + sysdeps/ieee754/dbl-64/math_config.h | 36 + sysdeps/ieee754/dbl-64/math_err.c | 31 + sysdeps/ieee754/dbl-64/s_asincosh_data.c | 124 ++ .../e_sincoshf_data.h => dbl-64/s_asincosh_data.h} | 38 +- sysdeps/ieee754/dbl-64/s_asinh.c | 467 +++- sysdeps/ieee754/dbl-64/s_atanh_data.c | 243 +++ sysdeps/ieee754/dbl-64/s_atanh_data.h | 66 + sysdeps/ieee754/dbl-64/s_erf.c | 410 ++-- sysdeps/ieee754/dbl-64/s_erf_common.c | 170 ++ sysdeps/ieee754/dbl-64/s_erf_common.h | 80 + sysdeps/ieee754/dbl-64/s_erf_data.c | 1557 ++++++++++++++ sysdeps/ieee754/dbl-64/s_erf_data.h | 56 + sysdeps/ieee754/dbl-64/s_erfc.c | 791 +++++-- sysdeps/ieee754/dbl-64/s_erfc_data.c | 355 ++++ .../s_asincospif_data.h => dbl-64/s_erfc_data.h} | 31 +- sysdeps/ieee754/flt-32/lgamma_negf.c | 1 - sysdeps/ieee754/flt-32/lgamma_productf.c | 1 - sysdeps/ieee754/ldbl-96/gamma_product.c | 44 - sysdeps/ieee754/ldbl-96/lgamma_product.c | 37 - 36 files changed, 8304 insertions(+), 1703 deletions(-) create mode 100644 sysdeps/ieee754/dbl-64/ddcoremath.h delete mode 100644 sysdeps/ieee754/dbl-64/gamma_product.c delete mode 100644 sysdeps/ieee754/dbl-64/gamma_productf.c delete mode 100644 sysdeps/ieee754/dbl-64/lgamma_neg.c delete mode 100644 sysdeps/ieee754/dbl-64/lgamma_product.c create mode 100644 sysdeps/ieee754/dbl-64/libm-test-ulps create mode 100644 sysdeps/ieee754/dbl-64/s_asincosh_data.c copy sysdeps/ieee754/{flt-32/e_sincoshf_data.h => dbl-64/s_asincosh_data.h} (57%) create mode 100644 sysdeps/ieee754/dbl-64/s_atanh_data.c create mode 100644 sysdeps/ieee754/dbl-64/s_atanh_data.h create mode 100644 sysdeps/ieee754/dbl-64/s_erf_common.c create mode 100644 sysdeps/ieee754/dbl-64/s_erf_common.h create mode 100644 sysdeps/ieee754/dbl-64/s_erf_data.c create mode 100644 sysdeps/ieee754/dbl-64/s_erf_data.h create mode 100644 sysdeps/ieee754/dbl-64/s_erfc_data.c copy sysdeps/ieee754/{flt-32/s_asincospif_data.h => dbl-64/s_erfc_data.h} (54%) delete mode 100644 sysdeps/ieee754/flt-32/lgamma_negf.c delete mode 100644 sysdeps/ieee754/flt-32/lgamma_productf.c delete mode 100644 sysdeps/ieee754/ldbl-96/gamma_product.c delete mode 100644 sysdeps/ieee754/ldbl-96/lgamma_product.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 2 hours

[gcc] branch master updated (ed8b9eeeeeb -> 187bccedfc4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from ed8b9eeeeeb libstdc++: New _IotaArray utility to simplify index pack creation new ff732017653 tree-optimization/122435 - missed redundant store removal new 187bccedfc4 tree-optimization/122419 - reduction chain with conversion as op The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-111.c | 11 +++++++++++ gcc/testsuite/gcc.dg/vect/pr122419.c | 9 +++++++++ gcc/tree-ssa-sccvn.cc | 14 ++++++++++---- gcc/tree-vect-slp.cc | 1 + 4 files changed, 31 insertions(+), 4 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-111.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr122419.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 2 hours

[binutils-gdb] branch master updated (d5e0fcae59d -> c523ce154d7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from d5e0fcae59d Automatic date update in version.in new c523ce154d7 gdb/help: Update help message for target record-core The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/record-full.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 3 hours

[gcc] branch releases/gcc-15 updated (f737b65af9b -> f3d0c95570d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-15 in repository gcc. from f737b65af9b x86: Compile builtin-copysign-8b.c with -mtune=generic new f3d0c95570d AArch64: Extend intrinsics framework to account for merging [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/aarch64/aarch64-sve-builtins-shapes.cc | 28 +++++++++++++-- gcc/config/aarch64/aarch64-sve-builtins.cc | 22 ++++++------ gcc/config/aarch64/aarch64-sve-builtins.h | 40 ++++++++++++++++++++++ .../gcc.target/aarch64/sve/pr121604_brk.c | 25 ++++++++++++++ .../gcc.target/aarch64/sve2/pr121604_pmov.c | 16 +++++++++ 5 files changed, 117 insertions(+), 14 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr121604_brk.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/pr121604_pmov.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 4 hours

[gcc] branch master updated (3ce0b19b87e -> ed8b9eeeeeb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 3ce0b19b87e x86: Compile builtin-copysign-8b.c with -mtune=generic new ed8b9eeeeeb libstdc++: New _IotaArray utility to simplify index pack creation The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libstdc++-v3/include/bits/utility.h | 16 ++++++++++++++++ libstdc++-v3/testsuite/ext/iotaarray.cc | 20 ++++++++++++++++++++ 2 files changed, 36 insertions(+) create mode 100644 libstdc++-v3/testsuite/ext/iotaarray.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 4 hours

[gcc] branch releases/gcc-15 updated (898066855fe -> f737b65af9b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-15 in repository gcc. from 898066855fe Daily bump. new f737b65af9b x86: Compile builtin-copysign-8b.c with -mtune=generic The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/gcc.target/i386/builtin-copysign-8b.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 4 hours

[gcc] branch master updated (38a441689b0 -> 3ce0b19b87e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 38a441689b0 libstdc++: Make std::valarray support overaligned types [PR108951] new 3ce0b19b87e x86: Compile builtin-copysign-8b.c with -mtune=generic The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/gcc.target/i386/builtin-copysign-8b.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 4 hours

[gcc] branch master updated (cbeb7708210 -> 38a441689b0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from cbeb7708210 LoongArch: Add a combiner to eliminate redundant extension new 1b612139661 LoongArch: Optimize the non-zero check for both integers new 48f624eb8dd LoongArch: Adjust widen-mul rtx cost new 93b8d6e4d2a libstdc++: Add typedefs to __gnu_test::test_container utility new 38a441689b0 libstdc++: Make std::valarray support overaligned types [PR108951] The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/loongarch/loongarch.cc | 11 ++++++++ gcc/config/loongarch/loongarch.md | 32 ++++++++++++++++++++++ .../gcc.target/loongarch/compare-both-non-zero.c | 10 +++++++ .../loongarch/widen-mul-rtx-cost-signed.c | 13 +++++++++ .../loongarch/widen-mul-rtx-cost-unsigned.c | 11 ++++++++ libstdc++-v3/include/bits/valarray_array.h | 10 ++++--- libstdc++-v3/include/std/valarray | 12 ++++---- .../testsuite/26_numerics/valarray/108951.cc | 22 +++++++++++++++ libstdc++-v3/testsuite/util/testsuite_iterators.h | 3 ++ 9 files changed, 114 insertions(+), 10 deletions(-) create mode 100644 gcc/testsuite/gcc.target/loongarch/compare-both-non-zero.c create mode 100644 gcc/testsuite/gcc.target/loongarch/widen-mul-rtx-cost-signed.c create mode 100644 gcc/testsuite/gcc.target/loongarch/widen-mul-rtx-cost-unsigned.c create mode 100644 libstdc++-v3/testsuite/26_numerics/valarray/108951.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 days, 5 hours

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits October 2025