[Tcwg-commits] [gcc] branch master updated (700d4cb08c8 -> 6df4618cac9)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 700d4cb08c8 Fix up duplicated duplicated words mostly in comments new 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand.

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/ChangeLog | 183 +++++ gcc/config/arm/arm.h | 3 + gcc/config/arm/arm_mve.h | 740 +++++++++++++++++++++ gcc/config/arm/arm_mve_builtins.def | 31 + gcc/config/arm/constraints.md | 4 + gcc/config/arm/mve.md | 291 +++++++- gcc/testsuite/ChangeLog | 75 +++ .../intrinsics/{vcvtq_f16_s16.c => vabsq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vabsq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vabsq_s8.c} | 8 +- .../intrinsics/{vcvtq_f32_s32.c => vaddlvq_s32.c} | 14 +- .../intrinsics/{vrev64q_u32.c => vaddlvq_u32.c} | 12 +- .../intrinsics/{vcvtq_f16_s16.c => vaddvq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vaddvq_s32.c} | 14 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 + .../mve/intrinsics/{vrev64q_u16.c => vaddvq_u16.c} | 12 +- .../mve/intrinsics/{vrev64q_u32.c => vaddvq_u32.c} | 12 +- .../mve/intrinsics/{vrev64q_u8.c => vaddvq_u8.c} | 12 +- .../intrinsics/{vcvtq_f16_s16.c => vclsq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vclsq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vclsq_s8.c} | 8 +- .../intrinsics/{vcvtq_f16_s16.c => vclzq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vclzq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vclzq_s8.c} | 8 +- .../mve/intrinsics/{vrev64q_u16.c => vclzq_u16.c} | 8 +- .../mve/intrinsics/{vrev64q_u32.c => vclzq_u32.c} | 8 +- .../mve/intrinsics/{vrev64q_u8.c => vclzq_u8.c} | 8 +- .../{vcvtq_s16_f16.c => vcvtaq_s16_f16.c} | 4 +- .../{vcvtq_s32_f32.c => vcvtaq_s32_f32.c} | 4 +- .../{vcvtq_u16_f16.c => vcvtaq_u16_f16.c} | 4 +- .../{vcvtq_u32_f32.c => vcvtaq_u32_f32.c} | 4 +- .../{vcvtq_s16_f16.c => vcvtmq_s16_f16.c} | 4 +- .../{vcvtq_s32_f32.c => vcvtmq_s32_f32.c} | 4 +- .../{vcvtq_u16_f16.c => vcvtmq_u16_f16.c} | 4 +- .../{vcvtq_u32_f32.c => vcvtmq_u32_f32.c} | 4 +- .../{vcvtq_s16_f16.c => vcvtnq_s16_f16.c} | 4 +- .../{vcvtq_s32_f32.c => vcvtnq_s32_f32.c} | 4 +- .../{vcvtq_u16_f16.c => vcvtnq_u16_f16.c} | 4 +- .../{vcvtq_s16_f16.c => vcvtpq_s16_f16.c} | 4 +- .../{vcvtq_s32_f32.c => vcvtpq_s32_f32.c} | 4 +- .../{vcvtq_u16_f16.c => vcvtpq_u16_f16.c} | 4 +- .../{vcvtq_u32_f32.c => vcvtpq_u32_f32.c} | 4 +- .../intrinsics/{vdupq_n_f16.c => vdupq_n_s16.c} | 6 +- .../intrinsics/{vdupq_n_f32.c => vdupq_n_s32.c} | 6 +- .../mve/intrinsics/{vmvnq_n_u32.c => vdupq_n_s8.c} | 8 +- .../intrinsics/{vmvnq_n_u16.c => vdupq_n_u16.c} | 6 +- .../intrinsics/{vmvnq_n_u32.c => vdupq_n_u32.c} | 6 +- .../mve/intrinsics/{vmvnq_n_s16.c => vdupq_n_u8.c} | 8 +- .../intrinsics/{vcvtq_f16_s16.c => vmovlbq_s16.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vmovlbq_s8.c} | 12 +- .../intrinsics/{vrev64q_u16.c => vmovlbq_u16.c} | 12 +- .../mve/intrinsics/{vrev64q_u8.c => vmovlbq_u8.c} | 12 +- .../intrinsics/{vcvtq_f16_s16.c => vmovltq_s16.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vmovltq_s8.c} | 12 +- .../intrinsics/{vrev64q_u16.c => vmovltq_u16.c} | 12 +- .../mve/intrinsics/{vrev64q_u8.c => vmovltq_u8.c} | 12 +- .../intrinsics/{vcvtq_f16_s16.c => vmvnq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vmvnq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vmvnq_s8.c} | 8 +- .../mve/intrinsics/{vrev64q_u16.c => vmvnq_u16.c} | 8 +- .../mve/intrinsics/{vrev64q_u32.c => vmvnq_u32.c} | 8 +- .../mve/intrinsics/{vrev64q_u8.c => vmvnq_u8.c} | 8 +- .../intrinsics/{vcvtq_f16_s16.c => vnegq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vnegq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vnegq_s8.c} | 8 +- .../intrinsics/{vcvtq_f16_s16.c => vqabsq_s16.c} | 14 +- .../intrinsics/{vcvtq_f32_s32.c => vqabsq_s32.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vqabsq_s8.c} | 8 +- .../intrinsics/{vcvtq_f16_s16.c => vqnegq_s16.c} | 14 +- .../mve/intrinsics/{vrev64q_s32.c => vqnegq_s32.c} | 8 +- .../mve/intrinsics/{vrev64q_s8.c => vqnegq_s8.c} | 8 +- .../mve/intrinsics/{vrev64q_s8.c => vrev16q_s8.c} | 8 +- .../mve/intrinsics/{vrev64q_u8.c => vrev16q_u8.c} | 8 +- .../intrinsics/{vrev32q_f16.c => vrev32q_s16.c} | 14 +- .../mve/intrinsics/{vrev64q_s8.c => vrev32q_s8.c} | 8 +- .../intrinsics/{vrev64q_u16.c => vrev32q_u16.c} | 8 +- .../mve/intrinsics/{vrev64q_u8.c => vrev32q_u8.c} | 8 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 2 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 2 +- 79 files changed, 1740 insertions(+), 251 deletions(-) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vabsq_s16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vabsq_s32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vabsq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vaddlvq_s32.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u32.c => vaddlvq_u32.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vaddvq_s16.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vaddvq_s32.c} (51%) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vaddvq_u16.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u32.c => vaddvq_u32.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vaddvq_u8.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vclsq_s16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vclsq_s32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vclsq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vclzq_s16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vclzq_s32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vclzq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vclzq_u16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u32.c => vclzq_u32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vclzq_u8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s16_f16.c => vcvtaq_s16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s32_f32.c => vcvtaq_s32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u16_f16.c => vcvtaq_u16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u32_f32.c => vcvtaq_u32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s16_f16.c => vcvtmq_s16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s32_f32.c => vcvtmq_s32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u16_f16.c => vcvtmq_u16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u32_f32.c => vcvtmq_u32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s16_f16.c => vcvtnq_s16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s32_f32.c => vcvtnq_s32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u16_f16.c => vcvtnq_u16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s16_f16.c => vcvtpq_s16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_s32_f32.c => vcvtpq_s32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u16_f16.c => vcvtpq_u16_f1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_u32_f32.c => vcvtpq_u32_f3 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdupq_n_f16.c => vdupq_n_s16.c} (81%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdupq_n_f32.c => vdupq_n_s32.c} (81%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_u32.c => vdupq_n_s8.c} (65%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_u16.c => vdupq_n_u16.c} (67%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_u32.c => vdupq_n_u32.c} (67%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_n_s16.c => vdupq_n_u8.c} (64%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vmovlbq_s16.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vmovlbq_s8.c} (57%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vmovlbq_u16.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vmovlbq_u8.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vmovltq_s16.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vmovltq_s8.c} (57%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vmovltq_u16.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vmovltq_u8.c} (56%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vmvnq_s16.c} (53%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vmvnq_s32.c} (53%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vmvnq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vmvnq_u16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u32.c => vmvnq_u32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vmvnq_u8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vnegq_s16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vnegq_s32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vnegq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vqabsq_s16.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f32_s32.c => vqabsq_s32.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vqabsq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_f16_s16.c => vqnegq_s16.c} (51%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s32.c => vqnegq_s32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vqnegq_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vrev16q_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vrev16q_u8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev32q_f16.c => vrev32q_s16.c} (59%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_s8.c => vrev32q_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u16.c => vrev32q_u16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_u8.c => vrev32q_u8.c} (62%)