This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from c285223daf7 [CodeGen][SelectionDAG] More efficient code for X % C == 0 [...] new 1dcdc329634 GlobalISel: Change representation of shuffle masks
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/MachineInstrBuilder.h | 5 + include/llvm/CodeGen/MachineOperand.h | 17 +- include/llvm/Target/GenericOpcodes.td | 5 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 2 +- lib/CodeGen/MIRParser/MILexer.cpp | 1 + lib/CodeGen/MIRParser/MILexer.h | 2 + lib/CodeGen/MIRParser/MIParser.cpp | 46 ++++++ lib/CodeGen/MIRPrinter.cpp | 3 +- lib/CodeGen/MachineOperand.cpp | 18 +++ lib/CodeGen/MachineVerifier.cpp | 16 ++ lib/Target/AArch64/AArch64InstructionSelector.cpp | 51 +----- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 1 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 75 ++++----- .../AArch64/GlobalISel/legalize-shuffle-vector.mir | 16 +- .../GlobalISel/legalizer-info-validation.mir | 2 +- .../AArch64/GlobalISel/opt-shuffle-splat.mir | 19 +-- .../AArch64/GlobalISel/select-shuffle-vector.mir | 22 +-- .../select-shufflevec-undef-mask-elt.mir | 5 +- test/CodeGen/ARM/GlobalISel/arm-irtranslator.ll | 13 +- .../MIR/AArch64/parse-shufflemask-invalid0.mir | 19 +++ .../MIR/AArch64/parse-shufflemask-invalid1.mir | 18 +++ .../MIR/AArch64/parse-shufflemask-invalid2.mir | 18 +++ .../MIR/AArch64/parse-shufflemask-invalid3.mir | 18 +++ test/CodeGen/MIR/AArch64/parse-shufflemask.mir | 175 +++++++++++++++++++++ test/MachineVerifier/test_g_shuffle_vector.mir | 29 ++++ 25 files changed, 446 insertions(+), 150 deletions(-) create mode 100644 test/CodeGen/MIR/AArch64/parse-shufflemask-invalid0.mir create mode 100644 test/CodeGen/MIR/AArch64/parse-shufflemask-invalid1.mir create mode 100644 test/CodeGen/MIR/AArch64/parse-shufflemask-invalid2.mir create mode 100644 test/CodeGen/MIR/AArch64/parse-shufflemask-invalid3.mir create mode 100644 test/CodeGen/MIR/AArch64/parse-shufflemask.mir create mode 100644 test/MachineVerifier/test_g_shuffle_vector.mir