This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gdb/master-aarch64 in repository toolchain/ci/glibc.
from b62ace2740 x86: Improve vec generation in memset-vec-unaligned-erms.S adds 69e6992d79 Benchtests: Add length zero benchmark for memset in bench-memset.c adds 03c9c4fce4 benchtests: Sort benches in Makefile adds 1b0c60f95b x86: Remove SSSE3 instruction for broadcast in memset.S (SSE2 Only)
No new revisions were added by this update.
Summary of changes: benchtests/Makefile | 129 +++++++++++++++++++++++++++++++++++++++------- benchtests/bench-memset.c | 2 +- sysdeps/x86_64/memset.S | 7 +-- 3 files changed, 115 insertions(+), 23 deletions(-)