This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 980e1fc1953 RISC-V: Expand const_vector with 2 elts per pattern. new f1ac0f805ee RISC-V: Combine vec_duplicate + vmerge.vv to vmerge.vx on G [...] new 44536104696 RISC-V: RISC-V: Add test for vec_duplicate + vmerge.vvm com [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 18 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-1-i16.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-1-i32.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-1-i64.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-1-i8.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-2-i16.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-2-i32.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-2-i64.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-2-i8.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-3-i16.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-3-i32.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-3-i64.c | 10 ++ .../riscv/rvv/autovec/vx_vf/vx-merge-3-i8.c | 10 ++ .../gcc.target/riscv/rvv/autovec/vx_vf/vx_binary.h | 22 +++ .../riscv/rvv/autovec/vx_vf/vx_binary_data.h | 196 +++++++++++++++++++++ .../{vx_vor-run-1-i16.c => vx_vmerge-run-1-i16.c} | 6 +- .../{vx_vor-run-1-i32.c => vx_vmerge-run-1-i32.c} | 6 +- .../{vx_vor-run-1-i64.c => vx_vmerge-run-1-i64.c} | 6 +- .../{vx_vor-run-1-i8.c => vx_vmerge-run-1-i8.c} | 6 +- 19 files changed, 368 insertions(+), 12 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-1-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-1-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-1-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-1-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-2-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-2-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-2-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-2-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-3-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-3-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-3-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx-merge-3-i8.c copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vor-run-1-i16.c => vx_vm [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vor-run-1-i32.c => vx_vm [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vor-run-1-i64.c => vx_vm [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vor-run-1-i8.c => vx_vme [...]