This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig in repository toolchain/ci/llvm-project.
from a8901a03544 [mlir] NFC: Fix trivial typos in documents adds 6739805e24c [ARM] Track epilogue instructions with FrameDestroy flag (NFC) adds 4cf01ed75e3 [hip] Revise `GlobalDecl` constructors. NFC. adds 2aaafaf5005 [NFC] Add missing REQUIRES clause to a test adds 96b70809d95 [NFC][PowerPC] Add a new MIR file to test if-converter pass adds d000655a8cd [Alignment][NFC] Deprecate getMaxAlignment adds 73cea83a6f5 [IPRA][ARM] Spill extra registers at -Oz adds 85334b030a6 [NFCI][SCEV] Avoid recursion in SCEVExpander::isHighCostExp [...] adds f3e297d90fc Fix build with gcc 7.5 by adding a "redundant move" adds 4d506da91c4 Fix `warning: extra ‘;’` (NFC) adds 24c2e61362a [InstCombine][X86] Add additional demandedelts style test f [...] adds 3481062bc68 [lldb] [testsuite] Enable forgotten -gsplit-dwarf for 2 testfiles adds c21866476e1 [PowerPC][AIX] Implement by-val caller arguments in a singl [...] adds ef64ba83119 [InstCombine] GEPOperator::accumulateConstantOffset does no [...] adds dd12826808f [Syntax] Build template declaration nodes adds 9f981e9adf9 Reland "[gn build] (manually) port 8b409eaba" adds 06150e8356c [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f57290ec57d [gn build] add rebase changes that should have been in 9f98 [...] adds d1a7bfca743 [AMDGPU] Fix AMDGPUUnifyDivergentExitNodes adds ea4597eef10 Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case durin [...] adds 4ea1baf6a0e AMDGPU: Initial, crude support for indirect calls adds fc2a5ef9c87 [NFC][PowerPC] Update test adds 642a424bc49 [gn build] remove a workaround that is no longer needed adds 04a309dd0be [libc] Adding memcpy implementation for x86_64 adds 881f5b5a7b2 Revert "[Syntax] Build template declaration nodes" adds e13d153c1b5 [ARM,MVE] Add intrinsics for the VQDMLAD family. adds e6a74803d4e [VPlan] Use underlying value for printing, if available. adds 0d896278c81 Support repeated machine outlining adds 1cc09dcefcc Add missing module map entry. adds 1e4ee0bfc52 [Dominators] Fixup comments in GenericDominatorTreeConstruc [...] adds dc5f9826396 [GlobalISel] Port some basic undef combines from DAGCombiner.cpp adds 9c6458ecf8c [InstSimplify] Add bitreverse/bswap vector tests adds 746bd860c9c Replace get*Alignment() methods with get*Align() equivalents. adds e009fad342c [PowerPC] Remove UB from PPCInstrInfo when handling rotates [...] adds f8e8f0a6038 [TSan] Support pointer authentication in setjmp/longjmp int [...] adds 6f79f80e6e4 [HIP] Fix duplicate clang -cc1 options on MSVC toolchain adds 1010c44b4c0 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 2f8894a5b8b [OPENMP50]Add support for extended device clause in target [...] adds ebec984e14a [AliasAnalysis] Misc fixes for checking aliasing with scala [...] adds 4e8830830ee [libc] Add a missing deps to the linux syscalls target. adds e225e770f7e [TableGen][GlobalISel] Rework RegisterBankEmitter for easie [...] adds e9f22fd4293 [TableGen][GlobalISel] Account for HwMode in RegisterBank r [...] adds 4be504a97f9 [mlir] Add support for detecting single use callables in th [...] adds b40ee7ff1b1 [lldb/MemoryHistoryAsan] Fix address resolution for recorde [...] adds 1e431322099 [mlir][LLVM] Add masked reads and writes. adds 6bdb0efa42b [InstSimplify] Regenerate OR tests adds 47ce1406c8e [InstSimplify] Add missing vector OR test to show lack of D [...] adds 9d40292a642 [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds 64a5e57a61b [mlir] Disable notifyMatchFailure in NDEBUG adds 498b53890d8 [SelectionDAGBuilder][FPEnv] Take into account SelectionDAG [...] adds 22c66c1a28c [JumpThreading] add a miscompile test based on discussion i [...] adds c682a605eb4 [Fuchsia] Include llvm-gsymutil tool in the Fuchsia toolchain adds e24e95fe900 Remove CompositeType class. adds 49bdfd888d3 [InstSimplify] Add missing vector masked add tests to show [...] adds 30ccc2e8d24 [libc++] Add missing visibility annotation for __base adds faba1d034a0 [LangRef] add explanatory text for select poison semantics [...] adds acaf1442226 [LangRef] fix formatting tick; NFC adds 00c1cd19349 [VPlan] Record underlying value for VPValues created by add [...] adds 9bb5685b216 [clang-tidy] misc-unconventional-assign-operator suggest to [...] adds ae7bda5dac7 [mlir][Linalg] Remove initial value for conditions. adds fd2c15e6024 [VPlan] Do not print mapping for Value2VPValue. adds 85bd4369610 [Host] Remove some code that's not needed anymore. adds 7b5d4669daa [MLIR] Allow global with an external linkage to include ini [...] adds 99336bf95ab [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds f3c857fae29 [OPENMP50]Add basic codegen support for ancestor device modifier. adds f951b0f82df [lit] Add builtin support for flaky tests in lit adds 14970669dde [lldb/Test] Add unittest for FileSpec::operator bool() adds 5ffb30fd6c7 [lldb/PlatformDarwin] Expose current toolchain and CL tools [...] adds 1365ab4b63b [clang-tidy] RenamerClangTidy now correctly renames `using [...] adds 47622efc6f0 [clang/test] Add test for DIFlagAllCallsDescribed under -gg [...] adds f18233dad46 Fix -fsanitize=array-bound to treat T[0] union members as f [...] adds d8061456bcc [LangRef] fix typo in select poison explanation; NFC adds c69a4d6bef0 [SelectionDAG] When splitting gathers/scatters in type lega [...] adds 3b35f9d8b51 [mlir][spirv] Use memref memory space for storage class adds 67e8690e53c [mlir][spirv] Let SPIRVConversionTarget consider type availability adds 58df5e6d9ad [mlir][spirv] Plumbing target environment into type converter adds f741b8eabed [mlir][spirv] Move type checks from dialect class to type h [...] adds 9efb4b40232 [mlir][spirv] Make SPIRVTypeConverter target environment aware adds ffd4583c6ae [mlir][spirv] Change standard op patterns to consider type [...] adds 73431a492ba [mlir][spirv] Consolidate std.constant to spv.constant conversions adds 62201763c54 Fix crash in check-mlir due to 08ab8c9af4dd27cb306b449edc9a [...] adds f0ca0a25388 [AppleObjCRuntimeV2] Rewrite GetClassDescriptor, reducing i [...] adds b72e13c242d [MLIR] Deduplicate dialect registration by ClassID adds cd1212deffb [mlir] Introduced CallOp Dialect Conversion adds aacf022cd57 [PowerPC] add IR level isFMAFasterThanFMulAndFAdd - NFC And [...] adds 52b2bae777f [lldb/testsuite] Skip TestEmptyStdModule.py if using a remo [...] adds c182be211a4 [lldb/testsuite] Tweak TestBreakpointLocations.py to pass f [...] adds 127b9d9d774 [lldb/testsuite] Apply @skipIfDarwinEmbedded to part of Tes [...] adds 71db787c458 [lldb/testsuite] Rewrite TestThreadLocal.py adds acd641c19d6 [lldb/testsuite] Slightly rework TestHiddenIvars.py adds 59918d3793a [lldb/testsuite] Make TestObjCIvarStripped.py working with [...] adds 79a7ed92a9b CFGDiff: Simplify/common the begin/end implementations to u [...] adds 2ea5495759f [InstCombine][SVE] Fix InstCombiner::visitAllocaInst for sc [...] adds b58f6bb1207 Add a test for UsedDeclVisitor adds f528df8e269 Revert "Add a test for UsedDeclVisitor" adds 3f85134d710 [PowerPC] implement target hook isProfitableToHoist adds 2c1ba63edee [mlir] Change missed usage PatternMatchResult to LogicalResult adds e778db6d721 recommit b58f6bb1207521cdf6a856004525d7bffa5f2153 adds 5d881dd8a8b Update so debugserver can be built on macos again with xcodebuild. adds 4b0f1e12c24 [AST] Add a flag indicating if any subexpression had errors adds bc18624b403 [mlir] vector.type_cast: disallow memrefs with layout in verifier adds d8fcdcdf68c [Reassociate] add testcases for more than 1 pairs - NFC adds 8a36594a7ec [SCCP] Use constant ranges for binary operators. adds 981f0802b37 [SVE] Generate overloaded functions for ACLE intrinsics. adds bb7d2b17802 [LLD][ELF] - Disambiguate "=fillexp" with a primary express [...] adds 733b3199487 [VP,Integer,#1] Vector-predicated integer intrinsics adds 1d5560c3632 [gn build] Port 733b3199487 adds 6e0aaafbc78 [MLIR][NFC] fix RankedTensorType doc comment adds 5c296df0c0a [ValueTypes] Add EVT::isFixedLengthVector adds 4a7f2032a35 Revert "CFGDiff: Simplify/common the begin/end implementati [...] adds e26e9ba288c [obj2yaml] - Stop dumping an empty sh_info field for SHT_RE [...] adds 5ce38fcbac9 [ValueTypes] Add support for scalable EVTs adds 939ca455e72 [lldb] Fix string summary of an empty NSPathStore2 adds d259e31a172 [InstSimplify] Add missing vector MUL tests to show lack of [...] adds 7ce7f789630 [InstSimplify] Add missing vector ADD+SUB tests to show lac [...] adds 62ab15ffa3f [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...] adds 7bf23563f4d Revert "[ARM] Setting missing isLaneQ attribute on Neon Int [...] adds dade859b588 [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...] adds d42711625af [ARM] Creating 'call_mangled' for Neon intrinsics definitions adds f56550cf7f1 [ARM] Enabling range checks on Neon intrinsics' lane arguments adds d4ad386ee19 [ARM] Fixing range checks for Neon's vqdmulhq_lane and vqrd [...] adds 718d94187db Revert "[lldb] Fix string summary of an empty NSPathStore2" adds ff77397fcf6 [mlir] Added llvm.resume and personality functions in LLVM [...] adds 0b458d4dcad [ValueTracking] Add computeKnownBits DemandedElts support t [...] adds b1c8a378f78 [llvm-dwp] Start error messages with a lowercase letter. adds 4a58996dd2d [SCCP] Use constant ranges for PHI nodes. adds 0ea4fb5bb77 [AArch64][SVE] Rename intrinsics for gather prefetch [NFC] adds dcbcec4822f [clang-format] Handle C# generic type constraints adds d9b96210094 Reland D73534: [DebugInfo] Enable the debug entry values fe [...] adds e6f6c551213 [Support] Improve Windows widenPath and add support for lon [...] adds fb11455038a [InstCombine][X86] Tests for variable but in-range vector-b [...]
No new revisions were added by this update.
Summary of changes: .../misc/UnconventionalAssignOperatorCheck.cpp | 5 +- .../clang-tidy/utils/RenamerClangTidyCheck.cpp | 5 + ...isc-unconventional-assign-operator-precxx11.cpp | 6 + .../checkers/readability-identifier-naming.cpp | 5 + clang/cmake/caches/Fuchsia-stage2.cmake | 1 + clang/include/clang/AST/ASTDumperUtils.h | 2 + clang/include/clang/AST/ComputeDependence.h | 4 + clang/include/clang/AST/DependenceFlags.h | 30 +- clang/include/clang/AST/Expr.h | 9 +- clang/include/clang/AST/ExprCXX.h | 4 +- clang/include/clang/AST/GlobalDecl.h | 22 +- clang/include/clang/AST/OpenMPClause.h | 28 +- clang/include/clang/AST/Type.h | 2 +- clang/include/clang/Basic/Attr.td | 4 +- clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Basic/OpenMPKinds.def | 8 + clang/include/clang/Basic/OpenMPKinds.h | 7 + clang/include/clang/Basic/arm_mve.td | 20 + clang/include/clang/Basic/arm_neon.td | 260 ++- clang/include/clang/Basic/arm_neon_incl.td | 16 +- clang/include/clang/Driver/CC1Options.td | 2 - clang/include/clang/Parse/Parser.h | 4 +- clang/include/clang/Sema/Sema.h | 4 +- clang/include/clang/module.modulemap | 1 + clang/lib/AST/ComputeDependence.cpp | 37 +- clang/lib/AST/Expr.cpp | 3 +- clang/lib/AST/ItaniumMangle.cpp | 10 +- clang/lib/AST/Mangle.cpp | 2 +- clang/lib/AST/OpenMPClause.cpp | 5 + clang/lib/AST/TextNodeDumper.cpp | 5 + clang/lib/Basic/OpenMPKinds.cpp | 17 +- clang/lib/CodeGen/BackendUtil.cpp | 1 - clang/lib/CodeGen/CGBuiltin.cpp | 39 +- clang/lib/CodeGen/CGDebugInfo.cpp | 6 +- clang/lib/CodeGen/CGDecl.cpp | 2 +- clang/lib/CodeGen/CGExpr.cpp | 12 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 24 +- clang/lib/CodeGen/CGOpenMPRuntime.h | 33 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 5 +- clang/lib/CodeGen/CodeGenFunction.h | 2 + clang/lib/CodeGen/CodeGenModule.cpp | 9 +- clang/lib/CodeGen/CodeGenModule.h | 3 - clang/lib/Driver/ToolChains/MSVC.cpp | 6 +- clang/lib/Format/FormatToken.h | 6 + clang/lib/Format/TokenAnnotator.cpp | 31 + clang/lib/Format/UnwrappedLineFormatter.cpp | 2 + clang/lib/Format/UnwrappedLineParser.cpp | 24 + clang/lib/Format/UnwrappedLineParser.h | 4 + clang/lib/Frontend/CompilerInvocation.cpp | 4 +- clang/lib/Parse/ParseOpenMP.cpp | 31 +- clang/lib/Sema/SemaDeclAttr.cpp | 17 +- clang/lib/Sema/SemaExpr.cpp | 5 +- clang/lib/Sema/SemaOpenMP.cpp | 38 +- clang/lib/Sema/TreeTransform.h | 13 +- clang/lib/Serialization/ASTReader.cpp | 2 + clang/lib/Serialization/ASTReaderStmt.cpp | 6 +- clang/lib/Serialization/ASTWriter.cpp | 2 + clang/lib/Serialization/ASTWriterDecl.cpp | 4 + clang/lib/Serialization/ASTWriterStmt.cpp | 1 + clang/test/CodeGen/aarch64-neon-2velem.c | 2268 ++++++++++++-------- clang/test/CodeGen/aarch64-neon-fma.c | 161 +- clang/test/CodeGen/aarch64-poly64.c | 18 +- .../acle_sve_ld1_shortform.c | 83 + clang/test/CodeGen/aarch64-v8.2a-neon-intrinsics.c | 82 +- clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c | 677 ++++++ clang/test/CodeGen/arm-neon-range-checks.c | 424 ++++ clang/test/CodeGen/arm-v8.2a-neon-intrinsics.c | 28 +- clang/test/CodeGen/arm64_vdupq_n_f64.c | 4 +- clang/test/CodeGen/arm_neon_intrinsics.c | 608 ++++-- clang/test/CodeGen/bounds-checking.c | 22 +- clang/test/CodeGen/debug-info-extern-call.c | 2 +- .../CodeGenCXX/dbg-info-all-calls-described.cpp | 17 +- clang/test/CodeGenCXX/used-decl-visitor.cpp | 18 + clang/test/Driver/hip-options.hip | 5 + clang/test/OpenMP/target_ast_print.cpp | 18 +- clang/test/OpenMP/target_data_device_messages.cpp | 5 +- clang/test/OpenMP/target_device_codegen.cpp | 50 + clang/test/OpenMP/target_device_messages.cpp | 14 +- .../OpenMP/target_enter_data_device_messages.cpp | 5 +- .../OpenMP/target_exit_data_device_messages.cpp | 5 +- .../test/OpenMP/target_update_device_messages.cpp | 5 +- clang/unittests/CodeGen/CodeGenExternalTest.cpp | 2 +- clang/unittests/Format/FormatTestCSharp.cpp | 18 +- clang/utils/TableGen/NeonEmitter.cpp | 52 +- clang/utils/TableGen/SveEmitter.cpp | 67 +- compiler-rt/lib/tsan/rtl/tsan_platform_mac.cpp | 8 + libc/CMakeLists.txt | 1 + libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 180 +- libc/cmake/modules/LLVMLibCRules.cmake | 9 +- libc/cmake/modules/cpu_features/check_avx.cpp | 8 - libc/cmake/modules/cpu_features/check_avx512f.cpp | 8 - .../modules/cpu_features/check_cpu_features.cpp.in | 29 + libc/cmake/modules/cpu_features/check_sse.cpp | 8 - libc/cmake/modules/cpu_features/check_sse2.cpp | 8 - libc/config/linux/CMakeLists.txt | 2 + libc/lib/CMakeLists.txt | 1 + libc/src/string/CMakeLists.txt | 63 +- libc/src/string/memcpy.cpp | 22 + libc/src/string/memcpy.h | 21 + libc/src/string/memcpy_arch_specific.h.def | 65 + libc/src/string/memory_utils/CMakeLists.txt | 7 +- libc/src/string/memory_utils/memcpy_utils.h | 100 + libc/src/string/memory_utils/utils.h | 7 +- libc/src/string/x86/CMakeLists.txt | 4 + libc/src/string/x86/memcpy_arch_specific.h.inc | 35 + libc/test/src/string/CMakeLists.txt | 21 + libc/test/src/string/memcpy_test.cpp | 53 + libc/test/src/string/memory_utils/CMakeLists.txt | 7 + .../src/string/memory_utils/memcpy_utils_test.cpp | 208 ++ libc/test/src/string/memory_utils/utils_test.cpp | 8 + libcxx/include/functional | 2 +- lld/ELF/ScriptParser.cpp | 9 +- lld/test/ELF/linkerscript/sections-padding.s | 7 +- lldb/packages/Python/lldbsuite/test/decorators.py | 2 +- lldb/source/Host/macosx/objcxx/Host.mm | 37 - .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 50 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 7 +- .../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 27 + .../Plugins/Platform/MacOSX/PlatformDarwin.h | 9 + .../Plugins/Process/Utility/HistoryThread.cpp | 5 +- .../source/Plugins/Process/Utility/HistoryThread.h | 3 +- .../Plugins/Process/Utility/HistoryUnwind.cpp | 11 +- .../source/Plugins/Process/Utility/HistoryUnwind.h | 6 +- .../empty-module/TestEmptyStdModule.py | 1 + .../breakpoint/breakpoint_locations/main.c | 4 +- .../TestHWBreakMultiThread.py | 10 +- .../basic_entry_values_x86_64/Makefile | 2 +- .../API/lang/cpp/thread_local/TestThreadLocal.py | 51 +- lldb/test/API/lang/cpp/thread_local/main.cpp | 8 +- lldb/test/API/lang/objc/hidden-ivars/Makefile | 20 + .../API/lang/objc/hidden-ivars/TestHiddenIvars.py | 18 +- .../test/API/lang/objc/objc-ivar-stripped/Makefile | 7 +- .../Shell/SymbolFile/DWARF/debug-types-basic.test | 2 +- .../SymbolFile/DWARF/debug-types-expressions.test | 8 +- .../debugserver.xcodeproj/project.pbxproj | 322 ++- lldb/unittests/Platform/PlatformDarwinTest.cpp | 18 + lldb/unittests/Utility/FileSpecTest.cpp | 6 + llvm/CMakeLists.txt | 2 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 4 +- llvm/docs/LangRef.rst | 702 +++++- .../LLJITWithLazyReexports.cpp | 2 +- llvm/examples/ThinLtoJIT/ThinLtoJIT.cpp | 2 +- llvm/examples/ThinLtoJIT/ThinLtoModuleIndex.cpp | 2 +- llvm/include/llvm/Analysis/MemoryLocation.h | 10 + .../llvm/Analysis/ScalarEvolutionExpander.h | 16 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 14 + .../llvm/Analysis/TargetTransformInfoImpl.h | 4 + .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 13 + .../include/llvm/CodeGen/GlobalISel/RegisterBank.h | 13 +- .../llvm/CodeGen/GlobalISel/RegisterBankInfo.h | 3 +- llvm/include/llvm/CodeGen/MachineFrameInfo.h | 5 +- llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 13 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 2 +- llvm/include/llvm/CodeGen/ValueTypes.h | 47 +- llvm/include/llvm/IR/Constants.h | 2 +- llvm/include/llvm/IR/DerivedTypes.h | 35 +- llvm/include/llvm/IR/Instructions.h | 15 +- llvm/include/llvm/IR/IntrinsicInst.h | 42 + llvm/include/llvm/IR/Intrinsics.td | 77 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 32 +- llvm/include/llvm/IR/IntrinsicsARM.td | 5 + llvm/include/llvm/IR/VPIntrinsics.def | 84 + .../llvm/Support/GenericDomTreeConstruction.h | 40 +- llvm/include/llvm/Support/Path.h | 4 - llvm/include/llvm/Support/TypeSize.h | 2 +- llvm/include/llvm/Support/Windows/WindowsSupport.h | 6 + llvm/include/llvm/Target/GlobalISel/Combine.td | 31 +- llvm/include/llvm/Target/TargetMachine.h | 3 + llvm/include/llvm/Target/TargetOptions.h | 16 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 4 + llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 48 +- llvm/lib/Analysis/ValueTracking.cpp | 70 +- llvm/lib/CodeGen/Analysis.cpp | 37 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 15 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 + llvm/lib/CodeGen/CommandFlags.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 31 + llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 5 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineOutliner.cpp | 47 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 50 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 4 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 31 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 3 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 58 +- llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 + llvm/lib/CodeGen/TargetRegisterInfo.cpp | 4 +- llvm/lib/CodeGen/ValueTypes.cpp | 31 +- llvm/lib/FuzzMutate/Operations.cpp | 18 +- llvm/lib/IR/ConstantFold.cpp | 3 +- llvm/lib/IR/Constants.cpp | 11 +- llvm/lib/IR/Instructions.cpp | 65 +- llvm/lib/IR/IntrinsicInst.cpp | 136 ++ llvm/lib/IR/Operator.cpp | 5 + llvm/lib/IR/Type.cpp | 58 +- llvm/lib/IR/Value.cpp | 7 +- llvm/lib/Support/Windows/Path.inc | 100 +- llvm/lib/Support/Windows/Program.inc | 4 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 42 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 42 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 + llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 5 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 56 +- .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 17 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 42 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 9 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 11 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 341 ++- llvm/lib/Target/ARM/ARMFrameLowering.h | 9 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 35 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 27 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 + llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 25 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 8 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 10 +- llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 6 +- llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 35 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 138 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 8 + llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 14 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.cpp | 4 +- llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h | 2 +- llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 2 +- llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 11 +- .../WebAssembly/WebAssemblyFrameLowering.cpp | 6 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 8 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 3 + llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 2 +- llvm/lib/Transforms/IPO/StripSymbols.cpp | 8 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 6 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +- .../InstCombine/InstructionCombining.cpp | 5 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 104 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 39 +- llvm/lib/Transforms/Vectorize/VPlan.h | 22 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 2 + llvm/test/Analysis/MemorySSA/scalable-vec.ll | 25 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 10 - .../GlobalISel/prelegalizercombiner-undef.mir | 168 ++ .../CodeGen/AArch64/machine-outliner-iterative.mir | 149 ++ ...e-intrinsics-gather-prefetches-scaled-offset.ll | 166 +- ...nsics-gather-prefetches-vect-base-imm-offset.ll | 64 +- ...ther-prefetches-vect-base-invalid-imm-offset.ll | 196 +- .../legalize-llvm.amdgcn.image.dim.a16.ll | 30 +- .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 116 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 50 +- llvm/test/CodeGen/AMDGPU/indirect-call.ll | 201 ++ .../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 40 + llvm/test/CodeGen/AMDGPU/update-phi.ll | 2 - .../CodeGen/ARM/ipra-extra-spills-exceptions.ll | 149 ++ llvm/test/CodeGen/ARM/ipra-extra-spills.ll | 406 ++++ llvm/test/CodeGen/Generic/csw-debug-assert.ll | 1 + llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 4 +- .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 + .../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +- llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 16 - .../CodeGen/PowerPC/aix-cc-byval-limitation1.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation2.ll | 16 + .../CodeGen/PowerPC/aix-cc-byval-limitation3.ll | 16 + llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 206 ++ llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll | 146 ++ .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 54 + llvm/test/CodeGen/PowerPC/ifcvt.mir | 53 + llvm/test/CodeGen/Thumb2/ifcvt-minsize.ll | 13 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll | 589 +++++ llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +- .../AArch64/dbgcall-site-float-entry-value.ll | 2 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +- .../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +- .../dbgcall-site-instr-before-bundled-call.mir | 4 +- .../live-debug-values-bundled-entry-values.mir | 2 + llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 + llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +- .../DebugInfo/MIR/X86/callsite-stack-value.mir | 2 +- .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 7 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +- .../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +- llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 + .../InstCombine/X86/x86-vector-shifts.ll | 112 + llvm/test/Transforms/InstCombine/gep-vector.ll | 21 + llvm/test/Transforms/InstCombine/vscale_alloca.ll | 37 + llvm/test/Transforms/InstSimplify/add-mask.ll | 79 +- llvm/test/Transforms/InstSimplify/bitreverse.ll | 51 +- llvm/test/Transforms/InstSimplify/bswap.ll | 57 +- llvm/test/Transforms/InstSimplify/compare.ll | 77 +- llvm/test/Transforms/InstSimplify/or.ll | 108 +- llvm/test/Transforms/JumpThreading/select.ll | 28 + .../PowerPC/p8-unrolling-legalize-vectors.ll | 198 +- llvm/test/Transforms/Reassociate/cse-pairs.ll | 83 + .../SCCP/binaryops-range-special-cases.ll | 18 +- llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 9 +- llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll | 134 ++ llvm/test/Transforms/SCCP/ip-ranges-phis.ll | 215 ++ llvm/test/Transforms/SCCP/phis.ll | 81 + llvm/test/Transforms/SCCP/range-and.ll | 12 +- llvm/test/Transforms/SCCP/vector-bitcast.ll | 3 +- .../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 5 +- llvm/test/Verifier/vp-intrinsics.ll | 34 + llvm/test/tools/llvm-dwp/X86/duplicate.test | 12 +- llvm/test/tools/llvm-dwp/X86/gcc_type.test | 2 +- llvm/test/tools/llvm-dwp/X86/invalid_cu_index.test | 2 +- llvm/test/tools/llvm-dwp/X86/missing_tu_index.test | 2 +- llvm/test/tools/llvm-locstats/locstats.ll | 6 +- .../tools/obj2yaml/elf-reladyn-section-shinfo.yaml | 44 - llvm/test/tools/obj2yaml/rel-rela-section.yaml | 31 + llvm/tools/llvm-dwp/llvm-dwp.cpp | 6 +- llvm/tools/obj2yaml/elf2yaml.cpp | 5 + llvm/unittests/IR/CMakeLists.txt | 1 + llvm/unittests/IR/VPIntrinsicTest.cpp | 151 ++ llvm/unittests/Support/Path.cpp | 71 + .../Transforms/Vectorize/VPlanHCFGTest.cpp | 40 + llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 32 +- llvm/utils/TableGen/CodeGenIntrinsics.h | 3 + llvm/utils/TableGen/CodeGenRegisters.cpp | 4 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 6 +- llvm/utils/TableGen/IntrinsicEmitter.cpp | 13 +- llvm/utils/TableGen/RegisterBankEmitter.cpp | 95 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 15 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 2 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 + llvm/utils/lit/lit/Test.py | 4 + llvm/utils/lit/lit/TestRunner.py | 39 +- .../allow-retries/does-not-succeed-within-limit.py | 3 + llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg | 9 + .../more-than-one-allow-retries-lines.py | 4 + .../Inputs/allow-retries/not-a-valid-integer.py | 3 + .../Inputs/allow-retries/succeeds-within-limit.py | 24 + .../lit/tests/Inputs/test_retry_attempts/lit.cfg | 10 + .../lit/tests/Inputs/test_retry_attempts/test.py | 22 + .../Inputs/testrunner-custom-parsers/test.txt | 3 + llvm/utils/lit/tests/allow-retries.py | 41 + llvm/utils/lit/tests/unit/TestRunner.py | 12 + llvm/utils/vim/syntax/llvm.vim | 1 + llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml | 2 + mlir/examples/toy/Ch4/toyc.cpp | 1 - mlir/examples/toy/Ch5/toyc.cpp | 1 - mlir/examples/toy/Ch6/toyc.cpp | 1 - mlir/examples/toy/Ch7/toyc.cpp | 1 - mlir/include/mlir/Analysis/CallGraph.h | 3 + .../StandardToStandard/StandardToStandard.h | 31 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 46 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 10 - mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 37 +- mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 10 + mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 35 +- mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 2 +- mlir/include/mlir/IR/Dialect.h | 31 +- mlir/include/mlir/IR/DialectHooks.h | 57 +- mlir/include/mlir/IR/PatternMatch.h | 22 +- mlir/include/mlir/IR/StandardTypes.h | 4 +- mlir/include/mlir/IR/Types.h | 5 +- mlir/lib/Analysis/CallGraph.cpp | 17 + mlir/lib/Conversion/CMakeLists.txt | 1 + .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 11 +- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 9 +- .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 10 +- mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 7 - .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 472 +++- .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 9 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.td | 53 - .../Conversion/StandardToStandard/CMakeLists.txt | 13 + .../StandardToStandard/StandardToStandard.cpp | 49 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 5 + .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 18 +- mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +- mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 23 +- mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 91 +- mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 479 ++++- mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 4 +- mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 49 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 72 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 54 +- .../lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp | 62 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 4 + mlir/lib/IR/Dialect.cpp | 34 +- mlir/lib/IR/StandardTypes.cpp | 2 + mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 41 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 19 +- mlir/lib/Transforms/Inliner.cpp | 385 +++- mlir/test/Conversion/GPUToSPIRV/if.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 14 +- mlir/test/Conversion/GPUToSPIRV/loop.mlir | 8 +- mlir/test/Conversion/GPUToSPIRV/simple.mlir | 2 +- .../Conversion/StandardToSPIRV/std-to-spirv.mlir | 462 +++- .../StandardToSPIRV/std-types-to-spirv.mlir | 597 ++++++ .../StandardToSPIRV/subview-to-spirv.mlir | 9 + mlir/test/Dialect/LLVMIR/invalid.mlir | 37 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 8 +- .../{abi-simple.mlir => abi-interface.mlir} | 27 +- .../Dialect/SPIRV/Transforms/abi-load-store.mlir | 20 +- mlir/test/Dialect/SPIRV/target-and-abi.mlir | 37 +- mlir/test/Dialect/Vector/invalid.mlir | 7 + mlir/test/Target/import.ll | 3 +- mlir/test/Target/llvmir-intrinsics.mlir | 16 + mlir/test/Target/llvmir.mlir | 2 +- mlir/test/Transforms/inlining-dce.mlir | 53 + mlir/test/Transforms/test-legalizer.mlir | 7 + mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 7 +- mlir/test/lib/TestDialect/TestPatterns.cpp | 3 + mlir/test/lib/Transforms/CMakeLists.txt | 1 + 432 files changed, 15074 insertions(+), 4073 deletions(-) create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unconventional- [...] create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1_shortform.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c create mode 100644 clang/test/CodeGen/arm-neon-range-checks.c create mode 100644 clang/test/CodeGenCXX/used-decl-visitor.cpp create mode 100644 clang/test/OpenMP/target_device_codegen.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_avx.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_avx512f.cpp create mode 100644 libc/cmake/modules/cpu_features/check_cpu_features.cpp.in delete mode 100644 libc/cmake/modules/cpu_features/check_sse.cpp delete mode 100644 libc/cmake/modules/cpu_features/check_sse2.cpp create mode 100644 libc/src/string/memcpy.cpp create mode 100644 libc/src/string/memcpy.h create mode 100644 libc/src/string/memcpy_arch_specific.h.def create mode 100644 libc/src/string/memory_utils/memcpy_utils.h create mode 100644 libc/src/string/x86/CMakeLists.txt create mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc create mode 100644 libc/test/src/string/memcpy_test.cpp create mode 100644 libc/test/src/string/memory_utils/memcpy_utils_test.cpp create mode 100644 llvm/include/llvm/IR/VPIntrinsics.def create mode 100644 llvm/test/Analysis/MemorySSA/scalable-vec.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-undef.mir create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-iterative.mir create mode 100644 llvm/test/CodeGen/AMDGPU/indirect-call.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills-exceptions.ll create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills.ll delete mode 100644 llvm/test/CodeGen/PowerPC/aix-byval-param.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll create mode 100644 llvm/test/CodeGen/PowerPC/ifcvt.mir create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll create mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll create mode 100644 llvm/test/Transforms/InstCombine/vscale_alloca.ll create mode 100644 llvm/test/Transforms/Reassociate/cse-pairs.ll create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-phis.ll create mode 100644 llvm/test/Transforms/SCCP/phis.ll create mode 100644 llvm/test/Verifier/vp-intrinsics.ll delete mode 100644 llvm/test/tools/obj2yaml/elf-reladyn-section-shinfo.yaml create mode 100644 llvm/test/tools/obj2yaml/rel-rela-section.yaml create mode 100644 llvm/unittests/IR/VPIntrinsicTest.cpp create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/does-not-succeed-with [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/more-than-one-allow-r [...] create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/not-a-valid-integer.py create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/succeeds-within-limit.py create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/lit.cfg create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/test.py create mode 100644 llvm/utils/lit/tests/allow-retries.py create mode 100644 mlir/include/mlir/Conversion/StandardToStandard/StandardToStandard.h delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.td create mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt create mode 100644 mlir/lib/Conversion/StandardToStandard/StandardToStandard.cpp create mode 100644 mlir/test/Conversion/StandardToSPIRV/std-types-to-spirv.mlir rename mlir/test/Dialect/SPIRV/Transforms/{abi-simple.mlir => abi-interface.mlir} (57%) create mode 100644 mlir/test/Transforms/inlining-dce.mlir