[Tcwg-commits] [gcc] branch master updated (3d42842c07f -> 261014a1be4)

20 Mar 2020


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  3d42842c07f fix CTOR vectorization
       new  261014a1be4 [ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-c [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 gcc/ChangeLog                                      |  825 +++
 gcc/config/arm/arm_mve.h                           | 6025 ++++++++++++++++----
 gcc/testsuite/ChangeLog                            |  378 ++
 .../intrinsics/{vmaxnmaq_m_f16.c => vabdq_x_f16.c} |    6 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vabdq_x_f32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vabdq_x_s16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s32.c => vabdq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vabdq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vabdq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vabdq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vabdq_x_u8.c}    |    6 +-
 .../intrinsics/{vabsq_m_f16.c => vabsq_x_f16.c}    |    8 +-
 .../intrinsics/{vabsq_m_f32.c => vabsq_x_f32.c}    |    8 +-
 .../intrinsics/{vbicq_m_n_s16.c => vabsq_x_s16.c}  |    6 +-
 .../intrinsics/{vbicq_m_n_s32.c => vabsq_x_s32.c}  |    6 +-
 .../mve/intrinsics/{vabsq_m_s8.c => vabsq_x_s8.c}  |    8 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vaddq_x_f16.c} |    7 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vaddq_x_f32.c} |    7 +-
 .../{vcmpgeq_m_n_f16.c => vaddq_x_n_f16.c}         |   11 +-
 .../{vcmpgeq_m_n_f32.c => vaddq_x_n_f32.c}         |   11 +-
 .../{vcmpleq_m_n_s16.c => vaddq_x_n_s16.c}         |   11 +-
 .../{vqrshlq_m_n_s32.c => vaddq_x_n_s32.c}         |    7 +-
 .../{vcmpgeq_m_n_s8.c => vaddq_x_n_s8.c}           |   11 +-
 .../{vcmpneq_m_n_u16.c => vaddq_x_n_u16.c}         |   11 +-
 .../{vcmpneq_m_n_u32.c => vaddq_x_n_u32.c}         |   11 +-
 .../{vcmpneq_m_n_u8.c => vaddq_x_n_u8.c}           |   11 +-
 .../intrinsics/{vsriq_m_n_s16.c => vaddq_x_s16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s32.c => vaddq_x_s32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s8.c => vaddq_x_s8.c}    |    7 +-
 .../intrinsics/{vsriq_m_n_u16.c => vaddq_x_u16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u32.c => vaddq_x_u32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u8.c => vaddq_x_u8.c}    |    7 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vandq_x_f16.c} |    6 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vandq_x_f32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vandq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vandq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vandq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vandq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vandq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vandq_x_u8.c}    |    6 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vbicq_x_f16.c} |    6 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vbicq_x_f32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vbicq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vbicq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vbicq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vbicq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vbicq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vbicq_x_u8.c}    |    6 +-
 .../{vbrsrq_m_n_f16.c => vbrsrq_x_n_f16.c}         |    8 +-
 .../{vbrsrq_m_n_f32.c => vbrsrq_x_n_f32.c}         |    8 +-
 .../{vqrshlq_m_n_s16.c => vbrsrq_x_n_s16.c}        |    7 +-
 .../{vqrshlq_m_n_s32.c => vbrsrq_x_n_s32.c}        |    7 +-
 .../intrinsics/{vshlq_m_r_s8.c => vbrsrq_x_n_s8.c} |    7 +-
 .../{vqrshlq_m_n_u16.c => vbrsrq_x_n_u16.c}        |    7 +-
 .../{vqrshlq_m_n_u32.c => vbrsrq_x_n_u32.c}        |    7 +-
 .../{vrshlq_m_n_u8.c => vbrsrq_x_n_u8.c}           |    7 +-
 .../{vmaxnmaq_m_f16.c => vcaddq_rot270_x_f16.c}    |    6 +-
 .../{vmaxnmaq_m_f32.c => vcaddq_rot270_x_f32.c}    |    6 +-
 .../{vsriq_m_n_s16.c => vcaddq_rot270_x_s16.c}     |    6 +-
 .../{vsriq_m_n_s32.c => vcaddq_rot270_x_s32.c}     |    6 +-
 .../{vsriq_m_n_s8.c => vcaddq_rot270_x_s8.c}       |    6 +-
 .../{vsriq_m_n_u16.c => vcaddq_rot270_x_u16.c}     |    6 +-
 .../{vsriq_m_n_u32.c => vcaddq_rot270_x_u32.c}     |    6 +-
 .../{vsriq_m_n_u8.c => vcaddq_rot270_x_u8.c}       |    6 +-
 .../{vmaxnmaq_m_f16.c => vcaddq_rot90_x_f16.c}     |    6 +-
 .../{vmaxnmaq_m_f32.c => vcaddq_rot90_x_f32.c}     |    6 +-
 .../{vsriq_m_n_s16.c => vcaddq_rot90_x_s16.c}      |    6 +-
 .../{vsriq_m_n_s32.c => vcaddq_rot90_x_s32.c}      |    6 +-
 .../{vsriq_m_n_s8.c => vcaddq_rot90_x_s8.c}        |    6 +-
 .../{vsriq_m_n_u16.c => vcaddq_rot90_x_u16.c}      |    6 +-
 .../{vsriq_m_n_u32.c => vcaddq_rot90_x_u32.c}      |    6 +-
 .../{vsriq_m_n_u8.c => vcaddq_rot90_x_u8.c}        |    6 +-
 .../intrinsics/{vbicq_m_n_s16.c => vclsq_x_s16.c}  |    6 +-
 .../intrinsics/{vbicq_m_n_s32.c => vclsq_x_s32.c}  |    6 +-
 .../mve/intrinsics/{vclsq_m_s8.c => vclsq_x_s8.c}  |    8 +-
 .../intrinsics/{vbicq_m_n_s16.c => vclzq_x_s16.c}  |    6 +-
 .../intrinsics/{vbicq_m_n_s32.c => vclzq_x_s32.c}  |    6 +-
 .../mve/intrinsics/{vclzq_m_s8.c => vclzq_x_s8.c}  |    8 +-
 .../intrinsics/{vorrq_m_n_u16.c => vclzq_x_u16.c}  |    6 +-
 .../intrinsics/{vorrq_m_n_u32.c => vclzq_x_u32.c}  |    6 +-
 .../mve/intrinsics/{vclzq_m_u8.c => vclzq_x_u8.c}  |    8 +-
 .../{vmaxnmaq_m_f16.c => vcmulq_rot180_x_f16.c}    |    6 +-
 .../{vmaxnmaq_m_f32.c => vcmulq_rot180_x_f32.c}    |    6 +-
 .../{vmaxnmaq_m_f16.c => vcmulq_rot270_x_f16.c}    |    6 +-
 .../{vmaxnmaq_m_f32.c => vcmulq_rot270_x_f32.c}    |    6 +-
 .../{vmaxnmaq_m_f16.c => vcmulq_rot90_x_f16.c}     |    7 +-
 .../{vmaxnmaq_m_f32.c => vcmulq_rot90_x_f32.c}     |    7 +-
 .../{vmaxnmaq_m_f16.c => vcmulq_x_f16.c}           |    6 +-
 .../{vmaxnmaq_m_f32.c => vcmulq_x_f32.c}           |    6 +-
 .../{vcvtaq_m_s16_f16.c => vcvtaq_x_s16_f16.c}     |   12 +-
 .../{vcvtaq_m_s32_f32.c => vcvtaq_x_s32_f32.c}     |   12 +-
 .../{vcvtaq_m_u16_f16.c => vcvtaq_x_u16_f16.c}     |   12 +-
 .../{vcvtaq_m_u32_f32.c => vcvtaq_x_u32_f32.c}     |   12 +-
 .../{vcvtbq_f32_f16.c => vcvtbq_x_f32_f16.c}       |    7 +-
 .../{vcvtmq_m_s16_f16.c => vcvtmq_x_s16_f16.c}     |   12 +-
 .../{vcvtmq_m_s32_f32.c => vcvtmq_x_s32_f32.c}     |   12 +-
 .../{vcvtmq_m_u16_f16.c => vcvtmq_x_u16_f16.c}     |   12 +-
 .../{vcvtmq_m_u32_f32.c => vcvtmq_x_u32_f32.c}     |   12 +-
 .../{vcvtnq_m_s16_f16.c => vcvtnq_x_s16_f16.c}     |   12 +-
 .../{vcvtnq_m_s32_f32.c => vcvtnq_x_s32_f32.c}     |   12 +-
 .../{vcvtnq_m_u16_f16.c => vcvtnq_x_u16_f16.c}     |   12 +-
 .../{vcvtnq_m_u32_f32.c => vcvtnq_x_u32_f32.c}     |   12 +-
 .../{vcvtpq_m_s16_f16.c => vcvtpq_x_s16_f16.c}     |   12 +-
 .../{vcvtpq_m_s32_f32.c => vcvtpq_x_s32_f32.c}     |   12 +-
 .../{vcvtpq_m_u16_f16.c => vcvtpq_x_u16_f16.c}     |   12 +-
 .../{vcvtpq_m_u32_f32.c => vcvtpq_x_u32_f32.c}     |   12 +-
 .../{vcvtq_m_n_f16_s16.c => vcvtq_x_f16_s16.c}     |    8 +-
 .../{vcvtq_m_n_f16_u16.c => vcvtq_x_f16_u16.c}     |    8 +-
 .../{vcvtq_m_n_f32_s32.c => vcvtq_x_f32_s32.c}     |    8 +-
 .../{vcvtq_m_n_f32_u32.c => vcvtq_x_f32_u32.c}     |    8 +-
 .../{vcvtq_m_n_f16_s16.c => vcvtq_x_n_f16_s16.c}   |    8 +-
 .../{vcvtq_m_n_f16_u16.c => vcvtq_x_n_f16_u16.c}   |    8 +-
 .../{vcvtq_m_n_f32_s32.c => vcvtq_x_n_f32_s32.c}   |    8 +-
 .../{vcvtq_m_n_f32_u32.c => vcvtq_x_n_f32_u32.c}   |    8 +-
 .../{vcvtq_m_s16_f16.c => vcvtq_x_n_s16_f16.c}     |   12 +-
 .../{vcvtq_m_s32_f32.c => vcvtq_x_n_s32_f32.c}     |   12 +-
 .../{vcvtq_m_u16_f16.c => vcvtq_x_n_u16_f16.c}     |   12 +-
 .../{vcvtq_m_u32_f32.c => vcvtq_x_n_u32_f32.c}     |   12 +-
 .../{vcvtq_m_s16_f16.c => vcvtq_x_s16_f16.c}       |   12 +-
 .../{vcvtq_m_s32_f32.c => vcvtq_x_s32_f32.c}       |   12 +-
 .../{vcvtaq_u16_f16.c => vcvtq_x_u16_f16.c}        |    7 +-
 .../{vcvtaq_u32_f32.c => vcvtq_x_u32_f32.c}        |    7 +-
 .../{vcvtbq_f32_f16.c => vcvttq_x_f32_f16.c}       |    7 +-
 .../{vddupq_m_n_u16.c => vddupq_x_n_u16.c}         |    8 +-
 .../{vddupq_m_n_u32.c => vddupq_x_n_u32.c}         |    8 +-
 .../{vddupq_m_n_u8.c => vddupq_x_n_u8.c}           |    8 +-
 .../{vddupq_m_n_u16.c => vddupq_x_wb_u16.c}        |   10 +-
 .../{vddupq_m_n_u32.c => vddupq_x_wb_u32.c}        |   10 +-
 .../{vddupq_m_n_u8.c => vddupq_x_wb_u8.c}          |   10 +-
 .../intrinsics/{vabsq_f16.c => vdupq_x_n_f16.c}    |    7 +-
 .../{vcvtbq_f32_f16.c => vdupq_x_n_f32.c}          |    7 +-
 .../intrinsics/{vbicq_n_s16.c => vdupq_x_n_s16.c}  |    7 +-
 .../intrinsics/{vcreateq_s32.c => vdupq_x_n_s32.c} |    7 +-
 .../intrinsics/{vcreateq_s8.c => vdupq_x_n_s8.c}   |    7 +-
 .../intrinsics/{vcreateq_u16.c => vdupq_x_n_u16.c} |    7 +-
 .../mve/intrinsics/{vctp8q_m.c => vdupq_x_n_u32.c} |   14 +-
 .../intrinsics/{vcreateq_u8.c => vdupq_x_n_u8.c}   |    7 +-
 .../{vdwdupq_m_n_u16.c => vdwdupq_x_n_u16.c}       |    8 +-
 .../{vdwdupq_m_n_u32.c => vdwdupq_x_n_u32.c}       |    8 +-
 .../{vdwdupq_m_n_u8.c => vdwdupq_x_n_u8.c}         |    8 +-
 .../{vdwdupq_m_n_u16.c => vdwdupq_x_wb_u16.c}      |    8 +-
 .../{vdwdupq_m_n_u32.c => vdwdupq_x_wb_u32.c}      |    8 +-
 .../{vdwdupq_m_n_u8.c => vdwdupq_x_wb_u8.c}        |    8 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => veorq_x_f16.c} |    7 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => veorq_x_f32.c} |    7 +-
 .../intrinsics/{vsriq_m_n_s16.c => veorq_x_s16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s32.c => veorq_x_s32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s8.c => veorq_x_s8.c}    |    7 +-
 .../intrinsics/{vsriq_m_n_u16.c => veorq_x_u16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u32.c => veorq_x_u32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u8.c => veorq_x_u8.c}    |    7 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c    |    2 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c    |    2 +-
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c   |    2 +-
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c   |    2 +-
 .../{vcmpeqq_m_n_s16.c => vhaddq_x_n_s16.c}        |   11 +-
 .../{vqrshlq_m_n_s32.c => vhaddq_x_n_s32.c}        |    7 +-
 .../{vcmpgeq_m_n_s8.c => vhaddq_x_n_s8.c}          |   11 +-
 .../{vcmphiq_m_n_u16.c => vhaddq_x_n_u16.c}        |   11 +-
 .../{vcmphiq_m_n_u32.c => vhaddq_x_n_u32.c}        |   11 +-
 .../{vcmpneq_m_n_u8.c => vhaddq_x_n_u8.c}          |   11 +-
 .../intrinsics/{vsriq_m_n_s16.c => vhaddq_x_s16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vhaddq_x_s32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vhaddq_x_s8.c}   |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vhaddq_x_u16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vhaddq_x_u32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vhaddq_x_u8.c}   |    6 +-
 .../{vsriq_m_n_s16.c => vhcaddq_rot270_x_s16.c}    |    6 +-
 .../{vsriq_m_n_s32.c => vhcaddq_rot270_x_s32.c}    |    6 +-
 .../{vsriq_m_n_s8.c => vhcaddq_rot270_x_s8.c}      |    6 +-
 .../{vsriq_m_n_s16.c => vhcaddq_rot90_x_s16.c}     |    6 +-
 .../{vsriq_m_n_s32.c => vhcaddq_rot90_x_s32.c}     |    6 +-
 .../{vsriq_m_n_s8.c => vhcaddq_rot90_x_s8.c}       |    6 +-
 .../{vcmpeqq_m_n_s16.c => vhsubq_x_n_s16.c}        |   11 +-
 .../{vqrshlq_m_n_s32.c => vhsubq_x_n_s32.c}        |    7 +-
 .../{vcmpgeq_m_n_s8.c => vhsubq_x_n_s8.c}          |   11 +-
 .../{vcmphiq_m_n_u16.c => vhsubq_x_n_u16.c}        |   11 +-
 .../{vcmphiq_m_n_u32.c => vhsubq_x_n_u32.c}        |   11 +-
 .../{vcmpneq_m_n_u8.c => vhsubq_x_n_u8.c}          |   11 +-
 .../intrinsics/{vsriq_m_n_s16.c => vhsubq_x_s16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vhsubq_x_s32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vhsubq_x_s8.c}   |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vhsubq_x_u16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vhsubq_x_u32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vhsubq_x_u8.c}   |    6 +-
 .../{vidupq_m_n_u16.c => vidupq_x_n_u16.c}         |    8 +-
 .../{vidupq_m_n_u32.c => vidupq_x_n_u32.c}         |    8 +-
 .../{vidupq_m_n_u8.c => vidupq_x_n_u8.c}           |    8 +-
 .../{vidupq_m_n_u16.c => vidupq_x_wb_u16.c}        |   10 +-
 .../{vidupq_m_n_u32.c => vidupq_x_wb_u32.c}        |   10 +-
 .../{vidupq_m_n_u8.c => vidupq_x_wb_u8.c}          |   10 +-
 .../{viwdupq_m_n_u16.c => viwdupq_x_n_u16.c}       |    8 +-
 .../{viwdupq_m_n_u32.c => viwdupq_x_n_u32.c}       |    8 +-
 .../{viwdupq_m_n_u8.c => viwdupq_x_n_u8.c}         |    8 +-
 .../{viwdupq_m_n_u16.c => viwdupq_x_wb_u16.c}      |    8 +-
 .../{viwdupq_m_n_u32.c => viwdupq_x_wb_u32.c}      |    8 +-
 .../{viwdupq_m_n_u8.c => viwdupq_x_wb_u8.c}        |    8 +-
 .../{vmaxnmaq_m_f16.c => vmaxnmq_x_f16.c}          |    6 +-
 .../{vmaxnmaq_m_f32.c => vmaxnmq_x_f32.c}          |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vmaxq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vmaxq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vmaxq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vmaxq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vmaxq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vmaxq_x_u8.c}    |    6 +-
 .../{vmaxnmaq_m_f16.c => vminnmq_x_f16.c}          |    6 +-
 .../{vmaxnmaq_m_f32.c => vminnmq_x_f32.c}          |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vminq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vminq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vminq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vminq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vminq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vminq_x_u8.c}    |    6 +-
 .../{vbicq_m_n_s16.c => vmovlbq_x_s16.c}           |   10 +-
 .../intrinsics/{vmovlbq_m_s8.c => vmovlbq_x_s8.c}  |    8 +-
 .../{vorrq_m_n_u16.c => vmovlbq_x_u16.c}           |   10 +-
 .../intrinsics/{vmovlbq_m_u8.c => vmovlbq_x_u8.c}  |    8 +-
 .../{vbicq_m_n_s16.c => vmovltq_x_s16.c}           |   10 +-
 .../intrinsics/{vmovltq_m_s8.c => vmovltq_x_s8.c}  |    8 +-
 .../{vorrq_m_n_u16.c => vmovltq_x_u16.c}           |   10 +-
 .../intrinsics/{vmovltq_m_u8.c => vmovltq_x_u8.c}  |    8 +-
 .../intrinsics/{vsriq_m_n_s16.c => vmulhq_x_s16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vmulhq_x_s32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vmulhq_x_s8.c}   |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vmulhq_x_u16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vmulhq_x_u32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vmulhq_x_u8.c}   |    6 +-
 .../{vcmpeqq_m_s16.c => vmullbq_int_x_s16.c}       |   10 +-
 .../{vcmpleq_m_s32.c => vmullbq_int_x_s32.c}       |   10 +-
 .../{vcmpleq_m_s8.c => vmullbq_int_x_s8.c}         |   10 +-
 .../{vcmphiq_m_u16.c => vmullbq_int_x_u16.c}       |   10 +-
 .../{vcmphiq_m_u32.c => vmullbq_int_x_u32.c}       |   10 +-
 .../{vcmphiq_m_u8.c => vmullbq_int_x_u8.c}         |   10 +-
 .../{vcmphiq_m_u16.c => vmullbq_poly_x_p16.c}      |   10 +-
 .../{vcmphiq_m_u8.c => vmullbq_poly_x_p8.c}        |   10 +-
 .../{vcmpeqq_m_s16.c => vmulltq_int_x_s16.c}       |   10 +-
 .../{vcmpleq_m_s32.c => vmulltq_int_x_s32.c}       |   10 +-
 .../{vcmpleq_m_s8.c => vmulltq_int_x_s8.c}         |   10 +-
 .../{vcmphiq_m_u16.c => vmulltq_int_x_u16.c}       |   10 +-
 .../{vcmphiq_m_u32.c => vmulltq_int_x_u32.c}       |   10 +-
 .../{vcmphiq_m_u8.c => vmulltq_int_x_u8.c}         |   10 +-
 .../{vcmphiq_m_u16.c => vmulltq_poly_x_p16.c}      |   10 +-
 .../{vcmphiq_m_u8.c => vmulltq_poly_x_p8.c}        |   10 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vmulq_x_f16.c} |    7 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vmulq_x_f32.c} |    7 +-
 .../{vcmpleq_m_n_f16.c => vmulq_x_n_f16.c}         |   11 +-
 .../{vcmpgtq_m_n_f32.c => vmulq_x_n_f32.c}         |   11 +-
 .../{vcmpeqq_m_n_s16.c => vmulq_x_n_s16.c}         |   11 +-
 .../{vqrshlq_m_n_s32.c => vmulq_x_n_s32.c}         |    7 +-
 .../{vcmpgeq_m_n_s8.c => vmulq_x_n_s8.c}           |   11 +-
 .../{vcmphiq_m_n_u16.c => vmulq_x_n_u16.c}         |   11 +-
 .../{vcmphiq_m_n_u32.c => vmulq_x_n_u32.c}         |   11 +-
 .../{vcmpneq_m_n_u8.c => vmulq_x_n_u8.c}           |   11 +-
 .../intrinsics/{vsriq_m_n_s16.c => vmulq_x_s16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s32.c => vmulq_x_s32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_s8.c => vmulq_x_s8.c}    |    7 +-
 .../intrinsics/{vsriq_m_n_u16.c => vmulq_x_u16.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u32.c => vmulq_x_u32.c}  |    7 +-
 .../intrinsics/{vsriq_m_n_u8.c => vmulq_x_u8.c}    |    7 +-
 .../{vmvnq_m_n_s16.c => vmvnq_x_n_s16.c}           |   12 +-
 .../{vmvnq_m_n_s32.c => vmvnq_x_n_s32.c}           |   12 +-
 .../intrinsics/{vcreateq_u16.c => vmvnq_x_n_u16.c} |    7 +-
 .../intrinsics/{vcreateq_u32.c => vmvnq_x_n_u32.c} |    7 +-
 .../intrinsics/{vbicq_m_n_s16.c => vmvnq_x_s16.c}  |    7 +-
 .../intrinsics/{vorrq_m_n_s32.c => vmvnq_x_s32.c}  |    7 +-
 .../mve/intrinsics/{vmvnq_m_s8.c => vmvnq_x_s8.c}  |    9 +-
 .../intrinsics/{vbicq_m_n_u16.c => vmvnq_x_u16.c}  |    7 +-
 .../intrinsics/{vorrq_m_n_u32.c => vmvnq_x_u32.c}  |    7 +-
 .../mve/intrinsics/{vmvnq_m_u8.c => vmvnq_x_u8.c}  |    9 +-
 .../intrinsics/{vnegq_m_f16.c => vnegq_x_f16.c}    |    8 +-
 .../intrinsics/{vnegq_m_f32.c => vnegq_x_f32.c}    |    8 +-
 .../intrinsics/{vbicq_m_n_s16.c => vnegq_x_s16.c}  |    6 +-
 .../intrinsics/{vbicq_m_n_s32.c => vnegq_x_s32.c}  |    6 +-
 .../mve/intrinsics/{vnegq_m_s8.c => vnegq_x_s8.c}  |    8 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vornq_x_f16.c} |    6 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vornq_x_f32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vornq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vornq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vornq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vornq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vornq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vornq_x_u8.c}    |    6 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vorrq_x_f16.c} |    6 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vorrq_x_f32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s16.c => vorrq_x_s16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vorrq_x_s32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vorrq_x_s8.c}    |    6 +-
 .../intrinsics/{vsriq_m_n_u16.c => vorrq_x_u16.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u32.c => vorrq_x_u32.c}  |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vorrq_x_u8.c}    |    6 +-
 .../intrinsics/{vrev16q_m_s8.c => vrev16q_x_s8.c}  |    8 +-
 .../intrinsics/{vrev16q_m_u8.c => vrev16q_x_u8.c}  |    8 +-
 .../{vrev32q_m_f16.c => vrev32q_x_f16.c}           |    8 +-
 .../{vbicq_m_n_s16.c => vrev32q_x_s16.c}           |    6 +-
 .../intrinsics/{vrev32q_m_s8.c => vrev32q_x_s8.c}  |    8 +-
 .../{vbicq_m_n_u16.c => vrev32q_x_u16.c}           |    6 +-
 .../intrinsics/{vrev32q_m_u8.c => vrev32q_x_u8.c}  |    8 +-
 .../{vrev64q_m_f16.c => vrev64q_x_f16.c}           |    8 +-
 .../{vrev64q_m_f32.c => vrev64q_x_f32.c}           |    8 +-
 .../{vbicq_m_n_s16.c => vrev64q_x_s16.c}           |    6 +-
 .../{vbicq_m_n_s32.c => vrev64q_x_s32.c}           |    6 +-
 .../intrinsics/{vrev64q_m_s8.c => vrev64q_x_s8.c}  |    8 +-
 .../{vbicq_m_n_u16.c => vrev64q_x_u16.c}           |    6 +-
 .../{vorrq_m_n_u32.c => vrev64q_x_u32.c}           |    6 +-
 .../intrinsics/{vrev64q_m_u8.c => vrev64q_x_u8.c}  |    8 +-
 .../{vsriq_m_n_s16.c => vrhaddq_x_s16.c}           |    6 +-
 .../{vsriq_m_n_s32.c => vrhaddq_x_s32.c}           |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vrhaddq_x_s8.c}  |    6 +-
 .../{vsriq_m_n_u16.c => vrhaddq_x_u16.c}           |    6 +-
 .../{vsriq_m_n_u32.c => vrhaddq_x_u32.c}           |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vrhaddq_x_u8.c}  |    6 +-
 .../{vsriq_m_n_s16.c => vrmulhq_x_s16.c}           |    6 +-
 .../{vsriq_m_n_s32.c => vrmulhq_x_s32.c}           |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vrmulhq_x_s8.c}  |    6 +-
 .../{vsriq_m_n_u16.c => vrmulhq_x_u16.c}           |    6 +-
 .../{vsriq_m_n_u32.c => vrmulhq_x_u32.c}           |    6 +-
 .../intrinsics/{vsriq_m_n_u8.c => vrmulhq_x_u8.c}  |    6 +-
 .../intrinsics/{vrndaq_m_f16.c => vrndaq_x_f16.c}  |    8 +-
 .../intrinsics/{vrndaq_m_f32.c => vrndaq_x_f32.c}  |    8 +-
 .../intrinsics/{vrndmq_m_f16.c => vrndmq_x_f16.c}  |    8 +-
 .../intrinsics/{vrndmq_m_f32.c => vrndmq_x_f32.c}  |    8 +-
 .../intrinsics/{vrndnq_m_f16.c => vrndnq_x_f16.c}  |    8 +-
 .../intrinsics/{vrndnq_m_f32.c => vrndnq_x_f32.c}  |    8 +-
 .../intrinsics/{vrndpq_m_f16.c => vrndpq_x_f16.c}  |    8 +-
 .../intrinsics/{vrndpq_m_f32.c => vrndpq_x_f32.c}  |    8 +-
 .../intrinsics/{vrndq_m_f16.c => vrndq_x_f16.c}    |    8 +-
 .../intrinsics/{vrndq_m_f32.c => vrndq_x_f32.c}    |    8 +-
 .../intrinsics/{vrndxq_m_f16.c => vrndxq_x_f16.c}  |    8 +-
 .../intrinsics/{vrndxq_m_f32.c => vrndxq_x_f32.c}  |    8 +-
 .../intrinsics/{vsriq_m_n_s16.c => vrshlq_x_s16.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s32.c => vrshlq_x_s32.c} |    6 +-
 .../intrinsics/{vsriq_m_n_s8.c => vrshlq_x_s8.c}   |    6 +-
 .../intrinsics/{vminaq_m_s16.c => vrshlq_x_u16.c}  |    6 +-
 .../intrinsics/{vminaq_m_s32.c => vrshlq_x_u32.c}  |    6 +-
 .../intrinsics/{vmaxaq_m_s8.c => vrshlq_x_u8.c}    |    6 +-
 .../{vbicq_m_n_s16.c => vrshrq_x_n_s16.c}          |    7 +-
 .../{vorrq_m_n_s32.c => vrshrq_x_n_s32.c}          |    7 +-
 .../{vrshrq_m_n_s8.c => vrshrq_x_n_s8.c}           |    8 +-
 .../{vbicq_m_n_u16.c => vrshrq_x_n_u16.c}          |    7 +-
 .../{vbicq_m_n_u32.c => vrshrq_x_n_u32.c}          |    7 +-
 .../{vrshrq_m_n_u8.c => vrshrq_x_n_u8.c}           |    8 +-
 .../{vbicq_m_n_s16.c => vshllbq_x_n_s16.c}         |   13 +-
 .../{vcreateq_s16.c => vshllbq_x_n_s8.c}           |    8 +-
 .../{vorrq_m_n_u16.c => vshllbq_x_n_u16.c}         |   13 +-
 .../{vcreateq_u16.c => vshllbq_x_n_u8.c}           |    8 +-
 .../{vbicq_m_n_s16.c => vshlltq_x_n_s16.c}         |   13 +-
 .../{vcreateq_s16.c => vshlltq_x_n_s8.c}           |    8 +-
 .../{vorrq_m_n_u16.c => vshlltq_x_n_u16.c}         |   13 +-
 .../{vcreateq_u16.c => vshlltq_x_n_u8.c}           |    8 +-
 .../{vshlq_m_r_s16.c => vshlq_x_n_s16.c}           |   11 +-
 .../{vshlq_m_r_s32.c => vshlq_x_n_s32.c}           |   11 +-
 .../intrinsics/{vshlq_m_r_s8.c => vshlq_x_n_s8.c}  |   11 +-
 .../{vshlq_m_r_u16.c => vshlq_x_n_u16.c}           |   11 +-
 .../{vshlq_m_r_u32.c => vshlq_x_n_u32.c}           |   11 +-
 .../intrinsics/{vshlq_m_r_u8.c => vshlq_x_n_u8.c}  |   11 +-
 .../intrinsics/{vshlq_m_r_s16.c => vshlq_x_s16.c}  |   11 +-
 .../intrinsics/{vshlq_m_r_s32.c => vshlq_x_s32.c}  |   11 +-
 .../intrinsics/{vshlq_m_r_s8.c => vshlq_x_s8.c}    |   11 +-
 .../intrinsics/{vshlq_m_r_u16.c => vshlq_x_u16.c}  |   11 +-
 .../intrinsics/{vshlq_m_r_u32.c => vshlq_x_u32.c}  |   11 +-
 .../intrinsics/{vshlq_m_r_u8.c => vshlq_x_u8.c}    |   11 +-
 .../{vbicq_m_n_s16.c => vshrq_x_n_s16.c}           |   11 +-
 .../{vorrq_m_n_s32.c => vshrq_x_n_s32.c}           |   11 +-
 .../intrinsics/{vqshlq_n_s16.c => vshrq_x_n_s8.c}  |   16 +-
 .../{vorrq_m_n_u16.c => vshrq_x_n_u16.c}           |   11 +-
 .../intrinsics/{vcreateq_u8.c => vshrq_x_n_u8.c}   |    8 +-
 .../intrinsics/{vmaxnmaq_m_f16.c => vsubq_x_f16.c} |   11 +-
 .../intrinsics/{vmaxnmaq_m_f32.c => vsubq_x_f32.c} |   11 +-
 .../{vcmpgeq_m_n_f16.c => vsubq_x_n_f16.c}         |   13 +-
 .../{vcmpgeq_m_n_f32.c => vsubq_x_n_f32.c}         |   13 +-
 .../{vcmpleq_m_n_s16.c => vsubq_x_n_s16.c}         |   13 +-
 .../{vshlq_m_r_s32.c => vsubq_x_n_s32.c}           |   11 +-
 .../{vcmpltq_m_n_s8.c => vsubq_x_n_s8.c}           |   13 +-
 .../{vcmpneq_m_n_u16.c => vsubq_x_n_u16.c}         |   13 +-
 .../{vcmpneq_m_n_u32.c => vsubq_x_n_u32.c}         |   13 +-
 .../{vcmpeqq_m_n_u8.c => vsubq_x_n_u8.c}           |   13 +-
 .../intrinsics/{vsriq_m_n_s16.c => vsubq_x_s16.c}  |   11 +-
 .../intrinsics/{vsriq_m_n_s32.c => vsubq_x_s32.c}  |   11 +-
 .../intrinsics/{vsriq_m_n_s8.c => vsubq_x_s8.c}    |   11 +-
 .../intrinsics/{vsriq_m_n_u16.c => vsubq_x_u16.c}  |   11 +-
 .../intrinsics/{vsriq_m_n_u32.c => vsubq_x_u32.c}  |   11 +-
 .../intrinsics/{vsriq_m_n_u8.c => vsubq_x_u8.c}    |   11 +-
 382 files changed, 7484 insertions(+), 2787 deletions(-)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vabdq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vabdq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vabdq_x_s16.c} (70%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vabdq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vabdq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vabdq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vabdq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vabdq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vabsq_m_f16.c => vabsq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vabsq_m_f32.c => vabsq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vabsq_x_s16.c} (75%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vabsq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vabsq_m_s8.c => vabsq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vaddq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vaddq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_f16.c => vaddq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_f32.c => vaddq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_n_s16.c => vaddq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s32.c => vaddq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_s8.c => vaddq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u16.c => vaddq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u32.c => vaddq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u8.c => vaddq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vaddq_x_s16.c} (70%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vaddq_x_s32.c} (70%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vaddq_x_s8.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vaddq_x_u16.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vaddq_x_u32.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vaddq_x_u8.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vandq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vandq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vandq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vandq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vandq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vandq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vandq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vandq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vbicq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vbicq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vbicq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vbicq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vbicq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vbicq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vbicq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vbicq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbrsrq_m_n_f16.c => vbrsrq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbrsrq_m_n_f32.c => vbrsrq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s16.c => vbrsrq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s32.c => vbrsrq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s8.c => vbrsrq_x_n_s8. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u16.c => vbrsrq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_u32.c => vbrsrq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshlq_m_n_u8.c => vbrsrq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcaddq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcaddq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vcaddq_rot270 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vcaddq_rot270 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vcaddq_rot270_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vcaddq_rot270 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vcaddq_rot270 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vcaddq_rot270_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcaddq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcaddq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vcaddq_rot90_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vcaddq_rot90_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vcaddq_rot90_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vcaddq_rot90_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vcaddq_rot90_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vcaddq_rot90_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vclsq_x_s16.c} (75%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vclsq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclsq_m_s8.c => vclsq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vclzq_x_s16.c} (75%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vclzq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_s8.c => vclzq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vclzq_x_u16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u32.c => vclzq_x_u32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_u8.c => vclzq_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcmulq_rot18 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcmulq_rot18 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcmulq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcmulq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcmulq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcmulq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vcmulq_x_f16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vcmulq_x_f32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s16_f16.c => vcvtaq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_s32_f32.c => vcvtaq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u16_f16.c => vcvtaq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_m_u32_f32.c => vcvtaq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtbq_f32_f16.c => vcvtbq_x_f32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtmq_m_s16_f16.c => vcvtmq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtmq_m_s32_f32.c => vcvtmq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtmq_m_u16_f16.c => vcvtmq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtmq_m_u32_f32.c => vcvtmq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtnq_m_s16_f16.c => vcvtnq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtnq_m_s32_f32.c => vcvtnq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtnq_m_u16_f16.c => vcvtnq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtnq_m_u32_f32.c => vcvtnq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtpq_m_s16_f16.c => vcvtpq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtpq_m_s32_f32.c => vcvtpq_x_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtpq_m_u16_f16.c => vcvtpq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtpq_m_u32_f32.c => vcvtpq_x_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f16_s16.c => vcvtq_x_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f16_u16.c => vcvtq_x_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f32_s32.c => vcvtq_x_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f32_u32.c => vcvtq_x_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f16_s16.c => vcvtq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f16_u16.c => vcvtq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f32_s32.c => vcvtq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_n_f32_u32.c => vcvtq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_s16_f16.c => vcvtq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_s32_f32.c => vcvtq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_u16_f16.c => vcvtq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_u32_f32.c => vcvtq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_s16_f16.c => vcvtq_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_s32_f32.c => vcvtq_x_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_u16_f16.c => vcvtq_x_u16_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtaq_u32_f32.c => vcvtq_x_u32_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtbq_f32_f16.c => vcvttq_x_f32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u16.c => vddupq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u32.c => vddupq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u8.c => vddupq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u16.c => vddupq_x_wb_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u32.c => vddupq_x_wb_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vddupq_m_n_u8.c => vddupq_x_wb_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vabsq_f16.c => vdupq_x_n_f16.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtbq_f32_f16.c => vdupq_x_n_f3 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_n_s16.c => vdupq_x_n_s16.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_s32.c => vdupq_x_n_s32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_s8.c => vdupq_x_n_s8.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u16.c => vdupq_x_n_u16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp8q_m.c => vdupq_x_n_u32.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u8.c => vdupq_x_n_u8.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u16.c => vdwdupq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u32.c => vdwdupq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u8.c => vdwdupq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u16.c => vdwdupq_x_w [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u32.c => vdwdupq_x_w [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vdwdupq_m_n_u8.c => vdwdupq_x_wb [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => veorq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => veorq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => veorq_x_s16.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => veorq_x_s32.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => veorq_x_s8.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => veorq_x_u16.c} (72%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => veorq_x_u32.c} (72%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => veorq_x_u8.c} (72%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_n_s16.c => vhaddq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s32.c => vhaddq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_s8.c => vhaddq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u16.c => vhaddq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u32.c => vhaddq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u8.c => vhaddq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vhaddq_x_s16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vhaddq_x_s32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vhaddq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vhaddq_x_u16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vhaddq_x_u32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vhaddq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vhcaddq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vhcaddq_rot27 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vhcaddq_rot270 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vhcaddq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vhcaddq_rot90 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vhcaddq_rot90_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_n_s16.c => vhsubq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s32.c => vhsubq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_s8.c => vhsubq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u16.c => vhsubq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u32.c => vhsubq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u8.c => vhsubq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vhsubq_x_s16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vhsubq_x_s32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vhsubq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vhsubq_x_u16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vhsubq_x_u32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vhsubq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u16.c => vidupq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u32.c => vidupq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u8.c => vidupq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u16.c => vidupq_x_wb_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u32.c => vidupq_x_wb_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vidupq_m_n_u8.c => vidupq_x_wb_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u16.c => viwdupq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u32.c => viwdupq_x_n [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u8.c => viwdupq_x_n_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u16.c => viwdupq_x_w [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u32.c => viwdupq_x_w [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{viwdupq_m_n_u8.c => viwdupq_x_wb [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vmaxnmq_x_f1 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vmaxnmq_x_f3 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vmaxq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vmaxq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vmaxq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vmaxq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vmaxq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vmaxq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vminnmq_x_f1 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vminnmq_x_f3 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vminq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vminq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vminq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vminq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vminq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vminq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovlbq_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovlbq_m_s8.c => vmovlbq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vmovlbq_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovlbq_m_u8.c => vmovlbq_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmovltq_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovltq_m_s8.c => vmovltq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vmovltq_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovltq_m_u8.c => vmovltq_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vmulhq_x_s16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vmulhq_x_s32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vmulhq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vmulhq_x_u16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vmulhq_x_u32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vmulhq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_s16.c => vmullbq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_s32.c => vmullbq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_s8.c => vmullbq_int_x_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u16.c => vmullbq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u32.c => vmullbq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u8.c => vmullbq_int_x_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u16.c => vmullbq_poly_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u8.c => vmullbq_poly_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_s16.c => vmulltq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_s32.c => vmulltq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_s8.c => vmulltq_int_x_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u16.c => vmulltq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u32.c => vmulltq_int_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u8.c => vmulltq_int_x_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u16.c => vmulltq_poly_ [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u8.c => vmulltq_poly_x [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vmulq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vmulq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_n_f16.c => vmulq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgtq_m_n_f32.c => vmulq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_n_s16.c => vmulq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqrshlq_m_n_s32.c => vmulq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_s8.c => vmulq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u16.c => vmulq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_n_u32.c => vmulq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u8.c => vmulq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vmulq_x_s16.c} (70%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vmulq_x_s32.c} (70%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vmulq_x_s8.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vmulq_x_u16.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vmulq_x_u32.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vmulq_x_u8.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_n_s16.c => vmvnq_x_n_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_n_s32.c => vmvnq_x_n_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u16.c => vmvnq_x_n_u16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u32.c => vmvnq_x_n_u32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vmvnq_x_s16.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_s32.c => vmvnq_x_s32.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_s8.c => vmvnq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vmvnq_x_u16.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u32.c => vmvnq_x_u32.c} (71%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmvnq_m_u8.c => vmvnq_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vnegq_m_f16.c => vnegq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vnegq_m_f32.c => vnegq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vnegq_x_s16.c} (75%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vnegq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vnegq_m_s8.c => vnegq_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vornq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vornq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vornq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vornq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vornq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vornq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vornq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vornq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vorrq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vorrq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vorrq_x_s16.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vorrq_x_s32.c} (76%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vorrq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vorrq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vorrq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vorrq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev16q_m_s8.c => vrev16q_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev16q_m_u8.c => vrev16q_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev32q_m_f16.c => vrev32q_x_f16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vrev32q_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev32q_m_s8.c => vrev32q_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vrev32q_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev32q_m_u8.c => vrev32q_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_m_f16.c => vrev64q_x_f16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_m_f32.c => vrev64q_x_f32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vrev64q_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vrev64q_x_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_m_s8.c => vrev64q_x_s8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vrev64q_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u32.c => vrev64q_x_u32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrev64q_m_u8.c => vrev64q_x_u8.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vrhaddq_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vrhaddq_x_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vrhaddq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vrhaddq_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vrhaddq_x_u32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vrhaddq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vrmulhq_x_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vrmulhq_x_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vrmulhq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vrmulhq_x_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vrmulhq_x_u32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vrmulhq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndaq_m_f16.c => vrndaq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndaq_m_f32.c => vrndaq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndmq_m_f16.c => vrndmq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndmq_m_f32.c => vrndmq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndnq_m_f16.c => vrndnq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndnq_m_f32.c => vrndnq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndpq_m_f16.c => vrndpq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndpq_m_f32.c => vrndpq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndq_m_f16.c => vrndq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndq_m_f32.c => vrndq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndxq_m_f16.c => vrndxq_x_f16.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrndxq_m_f32.c => vrndxq_x_f32.c} (65%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vrshlq_x_s16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vrshlq_x_s32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vrshlq_x_s8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s16.c => vrshlq_x_u16.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminaq_m_s32.c => vrshlq_x_u32.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxaq_m_s8.c => vrshlq_x_u8.c} (77%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vrshrq_x_n_s1 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_s32.c => vrshrq_x_n_s3 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshrq_m_n_s8.c => vrshrq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vrshrq_x_n_u1 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vrshrq_x_n_u3 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vrshrq_m_n_u8.c => vrshrq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vshllbq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_s16.c => vshllbq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vshllbq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u16.c => vshllbq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vshlltq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_s16.c => vshlltq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vshlltq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u16.c => vshlltq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s16.c => vshlq_x_n_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s32.c => vshlq_x_n_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s8.c => vshlq_x_n_s8.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u16.c => vshlq_x_n_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u32.c => vshlq_x_n_u32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u8.c => vshlq_x_n_u8.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s16.c => vshlq_x_s16.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s32.c => vshlq_x_s32.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s8.c => vshlq_x_s8.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u16.c => vshlq_x_u16.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u32.c => vshlq_x_u32.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u8.c => vshlq_x_u8.c} (57%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vshrq_x_n_s16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_s32.c => vshrq_x_n_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqshlq_n_s16.c => vshrq_x_n_s8.c} (58%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vorrq_m_n_u16.c => vshrq_x_n_u16 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_u8.c => vshrq_x_n_u8.c} (53%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f16.c => vsubq_x_f16. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmaq_m_f32.c => vsubq_x_f32. [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_f16.c => vsubq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_n_f32.c => vsubq_x_n_f [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_n_s16.c => vsubq_x_n_s [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s32.c => vsubq_x_n_s32 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpltq_m_n_s8.c => vsubq_x_n_s8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u16.c => vsubq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_n_u32.c => vsubq_x_n_u [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_n_u8.c => vsubq_x_n_u8 [...]
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s16.c => vsubq_x_s16.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s32.c => vsubq_x_s32.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_s8.c => vsubq_x_s8.c} (56%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u16.c => vsubq_x_u16.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u32.c => vsubq_x_u32.c} (55%)
 copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vsriq_m_n_u8.c => vsubq_x_u8.c} (56%)
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [gcc] branch master updated (3d42842c07f -> 261014a1be4)