This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/release-arm in repository toolchain/ci/qemu.
from 4c127fdbe8 Merge remote-tracking branch 'remotes/rth/tags/pull-arm-2021 [...] adds e976459b3b mac_via: update comment for VIA1B_vMystery bit adds 39950b16ec q800: move VIA1 IRQ from level 1 to level 6 adds 91ff5e4dcd q800: use GLUE IRQ numbers instead of IRQ level for GLUE IRQs adds 291bc1809a mac_via: add GPIO for A/UX mode adds a85d18aabd q800: wire up auxmode GPIO to GLUE adds f7c6e12e24 q800: route SONIC on-board Ethernet IRQ via nubus IRQ 9 in c [...] adds c7710c1ebf q800: wire up remaining IRQs in classic mode adds 3ea74abe2d q800: add NMI handler adds a56c12fb76 q800: drop 8-bit graphic_depth check for Apple 21 inch display adds 1dafe7656a Merge remote-tracking branch 'remotes/vivier-m68k/tags/q800- [...] adds 82b6a3f64d aspeed: Add support for the fp5280g2-bmc board adds fc6642544e aspeed/smc: Use a container for the flash mmio address space adds b12fa6118f speed/sdhci: Add trace events adds eb8f1d57bd Merge remote-tracking branch 'remotes/clg/tags/pull-aspeed-2 [...] adds b4b9a0e32f update seabios to master branch snapshot adds 9fb3fcfce5 update seabios binaries adds 2c64ff92ec Merge remote-tracking branch 'remotes/kraxel/tags/seabios-20 [...] adds c672f19f32 target/riscv: Pass the same value to oprsz and maxsz for vmv.v.v adds e573a7f325 target/riscv: line up all of the registers in the info regis [...] adds 54c1760937 target/riscv: Fix orc.b implementation adds 03fd0c5fe9 hw/riscv: virt: Use machine->ram as the system memory adds 61d5649488 target/riscv: fix TB_FLAGS bits overlapping bug for rvv/rvh adds 31dbcff713 target/riscv: Remove some unused macros adds 9d3d60b704 target/riscv: Organise the CPU properties adds 53677acf25 target/riscv: Move cpu_get_tb_cpu_state out of line adds 99bc874fb3 target/riscv: Create RISCVMXL enumeration adds e91a7227cb target/riscv: Split misa.mxl and misa.ext adds db23e5d981 target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl adds 92371bd903 target/riscv: Add MXL/SXL/UXL to TB_FLAGS adds fbb48032e4 target/riscv: Use REQUIRE_64BIT in amo_check64 adds 4e97d459a0 target/riscv: Properly check SEW in amo_op adds 905b9fcde1 target/riscv: Replace is_32bit with get_xl/get_xlen adds 7667cafd5a target/riscv: Replace DisasContext.w with DisasContext.ol adds 80347ae9f2 target/riscv: Use gen_arith_per_ol for RVM adds 673be37163 target/riscv: Adjust trans_rev8_32 for riscv64 adds fdab665f6e target/riscv: Use gen_unary_per_ol for RVB adds a0245d91dd target/riscv: Use gen_shift*_per_ol for RVB, RVI adds 665b90d8a4 target/riscv: Use riscv_csrrw_debug for cpu_dump adds b550f89457 target/riscv: Compute mstatus.sd on demand adds ef63100648 hw/riscv: opentitan: Update to the latest build adds 434e7e0217 hw/intc: Remove the Ibex PLIC adds d8c6590f18 hw/intc: sifive_plic: Move the properties adds d680ff664e hw/intc: sifive_plic: Cleanup the realize function adds 8d3dae162e hw/intc: sifive_plic: Cleanup the irq_request function adds d4c624f482 hw/riscv: microchip_pfsoc: Use MachineState::ram and Machine [...] adds 91b1fbdc0c hw/riscv: opentitan: Use MachineState::ram and MachineClass: [...] adds 56917307f4 hw/riscv: shakti_c: Use MachineState::ram and MachineClass:: [...] adds e2b3ef7544 hw/riscv: sifive_e: Use MachineState::ram and MachineClass:: [...] adds c188a9c4f7 hw/riscv: sifive_u: Use MachineState::ram and MachineClass:: [...] adds 11ec06f9ea hw/riscv: spike: Use MachineState::ram and MachineClass::def [...] adds 660efed8b3 Merge remote-tracking branch 'remotes/alistair23/tags/pull-r [...] adds 764ecf77d0 po: update turkish translation adds ed899ac77d disas/nios2: Fix style in print_insn_nios2() adds dcc99bd833 disas/nios2: Simplify endianess conversion adds 3bc1bb8042 MAINTAINERS: Add myself as reviewer of 'Machine core' API adds f18d403f15 softmmu/physmem.c: Fix typo in comment adds c4e4d0d92b hw/nvram: Fix Memory Leak in Xilinx eFuse QOM adds 512a63b2b0 hw/nvram: Fix Memory Leak in Xilinx Versal eFuse device adds e3f368e0b2 hw/nvram: Fix Memory Leak in Xilinx ZynqMP eFuse device adds 1c3515ad59 README: Fix some documentation URLs adds f98d372aef analyze-migration.py: fix a long standing typo adds 2c92be50bc analyze-migration.py: fix extract contents ('-x') errors adds c5b2f55981 Merge remote-tracking branch 'remotes/vivier/tags/trivial-br [...]
No new revisions were added by this update.
Summary of changes: MAINTAINERS | 1 + README.rst | 14 +- disas/nios2.c | 73 +++----- hw/arm/aspeed.c | 74 ++++++++ hw/intc/ibex_plic.c | 307 -------------------------------- hw/intc/meson.build | 1 - hw/intc/sifive_plic.c | 85 ++++----- hw/m68k/q800.c | 169 +++++++++++++++++- hw/misc/mac_via.c | 23 +++ hw/misc/trace-events | 1 + hw/nvram/xlnx-efuse.c | 9 +- hw/nvram/xlnx-versal-efuse-ctrl.c | 20 ++- hw/nvram/xlnx-zynqmp-efuse.c | 18 +- hw/riscv/boot.c | 2 +- hw/riscv/microchip_pfsoc.c | 36 ++-- hw/riscv/opentitan.c | 38 +++- hw/riscv/shakti_c.c | 6 +- hw/riscv/sifive_e.c | 16 +- hw/riscv/sifive_u.c | 6 +- hw/riscv/spike.c | 6 +- hw/riscv/virt.c | 6 +- hw/sd/aspeed_sdhci.c | 5 + hw/sd/trace-events | 4 + hw/ssi/aspeed_smc.c | 11 +- include/disas/dis-asm.h | 3 +- include/hw/misc/mac_via.h | 1 + include/hw/riscv/opentitan.h | 6 +- include/hw/ssi/aspeed_smc.h | 2 +- linux-user/elfload.c | 2 +- linux-user/riscv/cpu_loop.c | 2 +- pc-bios/bios-256k.bin | Bin 262144 -> 262144 bytes pc-bios/bios-microvm.bin | Bin 131072 -> 131072 bytes pc-bios/bios.bin | Bin 131072 -> 131072 bytes pc-bios/vgabios-ati.bin | Bin 39424 -> 39424 bytes pc-bios/vgabios-bochs-display.bin | Bin 28672 -> 28672 bytes pc-bios/vgabios-cirrus.bin | Bin 38912 -> 39424 bytes pc-bios/vgabios-qxl.bin | Bin 39424 -> 39424 bytes pc-bios/vgabios-ramfb.bin | Bin 28672 -> 28672 bytes pc-bios/vgabios-stdvga.bin | Bin 39424 -> 39424 bytes pc-bios/vgabios-virtio.bin | Bin 39424 -> 39424 bytes pc-bios/vgabios-vmware.bin | Bin 39424 -> 39424 bytes pc-bios/vgabios.bin | Bin 38912 -> 38912 bytes po/tr.po | 25 ++- roms/seabios | 2 +- scripts/analyze-migration.py | 6 +- semihosting/arm-compat-semi.c | 2 +- softmmu/physmem.c | 2 +- target/nios2/cpu.c | 6 +- target/riscv/cpu.c | 216 ++++++++++++---------- target/riscv/cpu.h | 87 +++------ target/riscv/cpu_bits.h | 16 +- target/riscv/cpu_helper.c | 92 +++++++++- target/riscv/csr.c | 104 ++++++----- target/riscv/gdbstub.c | 10 +- target/riscv/insn_trans/trans_rvb.c.inc | 153 +++++++++------- target/riscv/insn_trans/trans_rvi.c.inc | 44 ++--- target/riscv/insn_trans/trans_rvm.c.inc | 36 +++- target/riscv/insn_trans/trans_rvv.c.inc | 32 ++-- target/riscv/machine.c | 10 +- target/riscv/monitor.c | 4 +- target/riscv/translate.c | 174 +++++++++++++----- 61 files changed, 1088 insertions(+), 880 deletions(-) delete mode 100644 hw/intc/ibex_plic.c